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ABSTRACT 
The nervous system communicates and processes information through its basic 
structural units - individual neurons (nerve cells). Neurons convey neural informa-
tion via electrical and chemical signals, which makes electrophysiological recording 
techniques very important in the study of neurophysiology. Specifically, active micro-
electrode arrays (MEAs) with amplifiers integrated on the same substrate are used 
because they provide a very powerful neural electrical recording technique that can 
be directly interfaced to acute slices and cell cultures. 2D planer electrodes are typi-
. cally used for recording from neural cultures in vitro, while in vivo recording in live 
animals invariably requires the use of 3D electrodes. 
~ have designed an ~dive MEA with neural amplifiers and 3D electrodes, all inte-
grated on a single chip. The electrodes are commercially available 3D C4 (Controlled 
Vl 
Collapse Chip Connect) flip-chip bonding solder balls that have a diameter of 100 f-Lm 
and a pitch of 200 f-Lm. An active MEA neural recording chip- the Multiple-Input 
Neural Sensor (MINS) chip - was designed and fabricated using the IBM BiCMOS 
8HP 0.13 f-Lm technology. The MINS IC has 256 input channels that are time-division 
multiplexed into two output pads. Each channel was designed to work at a 20 kHz 
frame rate with a total voltage gain of 60 dB per channel with an input-referred noise 
voltage of 5.3 f-LVrms over 10 Hz to 10kHz. 
The entire MINS chip has an area of 4 x 4 mm2 with 256 input C4s plus 20 wire-
bond pads on two adjacent edges of the chip for power, control, and outputs. The 
fabricated MINS chips are wire-bonded to standard pin grid array (PGA), open-top 
PGA, and custom-designed printed circuit board (PCB) packages for electrical, in 
vitro, and in vivo testing, respectively. After process variation correction, the voltage 
gain of the 256 neural amplifiers, measured in vitro across several chips, has a mean 
value of 58.7 dB and a standard deviation of 0.37 dB. Measurements done with the 
electrical testing package demonstrate that the MINS IC has a fiat frequency response 
from 0.05 Hz to 1.4 MHz, an input-referred noise voltage of 4.6 f-LVrms over 10 Hz to 
10 kHz, an output voltage swing as large as 1.5 V peak-to-peak, and a total power 
consumption of 11.25 mW, or 43.9 f-LW per input channel. 
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Chapter 1 
Introduction and background 
1.1 Introduction 
The brain is probably the most studied and least understood organ in the human 
body because of the brain's extensive network of interacting nervous cells . To better 
understand the human brain will help to better understand human cognitive behavior 
and the pathomechanisms in brain diseases to eventually find a cure. The brain com-
municates and processes information through electrical chemical signals. To study 
the brain, scientists need better tools and techniques that can record high quality 
electrical signals from the electrogenic cells within the brain, the neurons. Record-
ing electrical signals from electrogenic cells has long proven to be useful in other 
organs, such as the heart. Electrocardiography (ECG or EKG) has been successfully 
used to monitor the heartbeats and noncardiac conditions clinically (Hurst, 1998), 
(Van Mieghem et al. , 2004) . 
Similar to t he concept of the ECG, electroencephalography (EEG) and electrocor-
t icography (ECoG) are used to monitor and study the brain activity and to diagnose 
brain disorders and malfunctions (Engel et al., 2005). EEG and ECoG are pow-
erful tools, but they have their shortcomings, including low spatial resolution, low 
signal to noise ratio (SNR), inability to record action potentials, and bulky record-
ing devices . The advantages and disadvantages of EEG and ECoG will be discussed 
in section 1.2.2. In order to solve the above problems, a more powerful technique 
- extracellular recording with micro-electrode arrays (MEAs), has been developed 
2 
(Thomas et al., 1972), (Pine, 1980), (Sodagar et al., 2009), (Hierlemann et al., 2011). 
Extracellular recordings of neural activity with an array of electrodes placed on 
the brain surface or juxtaposed to an extracted brain slice have been shown to be very 
useful tools for studying neural function at the network level (Hochberg et al. , 2012). 
To achieve high spatial resolution, high density MEAs are often used for extracellular 
recordings. These MEAs can pick up the low frequency neural signals generated by 
the local neurons and sometimes a series of continuous high frequency neural firings 
if they are sufficiently close to individual cells, due to their low signal levels. There 
is an increasing demand for larger count electrodes with increased spatial density in 
order to collect the maximum information from the neural tissue of interest. Large 
amplification and low input-referred noise are also required due to the low amplitudes 
of extracellular potentials. Additionally, the local temperature increase caused by the 
system must be limited to a fraction of a degree Celsius to prevent damage to the 
surrounding neural cells; this requirement demands minimal power dissipation from 
the system (Harrison, 2008). 
This dissertation reports on the design, biocompatibility, and measurement of an 
active MEA - the Multiple-Input Neural Sensor (MINS) integrated circuit (IC) chip 
- that explores the use of C4 bumps as novel electrodes. A C4 bump is a solder 
ball used in flip-chip bonding and is primarily used for interconnecting semiconduc-
tor devices to external circuitry. The merit of using C4 bumps as neural probes is 
that they are compatible with the standard CMOS process, thus requiring minimal 
post-processing in fabricating the MINS IC chip (Wang et al., 2011). The on-chip 
amplification system is designed to operate in one of two modes. In continuous mode, 
the 256 channels are read out with a sample rate of 20 kHz for each input channel. 
In stop mode, only 2 input channels will be selected. 
3 
1. 2 Background 
1.2.1 Neurons and neural signals 
To develop neural recording techniques, it is first necessary to look at the neuron 
and its signaling mechanisms. In the human nervous system there are about 1012 
neurons (nerve cells), including about 1011 from the brain; the number of different 
types of neurons in the brain is about 10,000. What's more, even similar neurons are 
able to produce very different actions through their unique connections. Fortunately, 
signaling is organized in the same way in all types of neurons (Kandel et al., 1991), 
(Johnston and Wu, 1995). 
Action potentials 
A typical neuron exhibits four morphological regions: the dendrites, cell body (also 
called soma), axon and axon terminals (presynaptic terminals). These distinct region 
are shown in Figure 1·1 (Hierlemann et al., 2011). The signals within a neuron ex-
hibit four different phases: input signals (receptor potentials or synaptic potentials), 
integration signals, conducting signals (action potentials) and output signals (usually 
chemical signals), each of which have their own properties, as shown in Figure 1· 2 
(Kandel et al., 1991). Illustrated in Figure 1·3, a neuron primarily receives sig-
nals from one or more neighboring neurons through synapses (contact zones between 
neurons), and generates synaptic potentials resulting from the change in membrane 
dendrites 
input integration signal conduction output 
Figure 1·1: Schematic view a of neuron. 
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Figure 1·2: Four phases of the signals within a neuron: Synaptic 
· potentials, integration signals, action potentials, and output signals. 
potentials1 . Synaptic potentials vary in both amplitude (0.1-10 mV) and duration (5 
ms-20 min) (Kandel et al. , 1991). 
The received input signals decrease in amplitude with distance while transmitting 
along the cell passively, until t hey reach the integrative component t hat is usually the 
init ial segment of the axon where there are a high density of voltage-controlled ion 
chaimels, known as transmembrane protein molecules. The integrative component 
will sum all the synaptic potentials, and if the summated signal is large enough , N a+ 
will rush through t he ion channels and give rise to one or more action potentials. 
The so called integration signals (Figure 1·2 B) are the superposition of the action 
potentials and the synaptic potentials. Here, the integrative component acts like a 
1The resting membrane potential of a neuron is about -65 m V, which is the potential difference 
between its internal and external membrane at rest, that results from the unequal distribution of 
ions (Na+ , K+ , Cl- and organic anions) across the membrane. 
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Figure 1·3: Illustration of neuronal synaptic connections. The picture 
is from Wikipedia, originally taken from an NIA (National Institue of 
Aging) brochure. 
frequency modulator, in the sense that the amplitude of the input signals determines 
the frequency of the output signals and the number of action potentials stimulated 
depends on the duration of the synaptic potentials. 
The axon, after the integrative component, conducts the action potentials (con-
duction signals) similar to a unity gain output buffer, which also filters out the synap-
tic potentials. The depolarized2 action potentials all have similar amplitudes regard-
less of the input signals, and they can travel along the axon as far as 1 meter or even 
more with an amplitude up to 110 m V. When conduction signals reach the end of the 
axon, the presynaptic terminals, they will induce the release of neurotransmitters, 
through a process called exocytosis. The amount of neurotransmitter release depends 
2 A reduction in membrane potential is called depolarization. Similarly, an increase in membrane 
potential is called hyperpolarization. 
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on the number and amplitude of the action potentials. 
To summarize, the nervous system carries information by generating and trans-
mitting signals between individual neurons. The properties that matter in neuronal 
firing are not the amplitude or duration of an individual action potential, but the 
frequency and the number of action potentials between neuronal firing intervals. The 
type of information conveyed by the neural signals, whether they are visual signals 
or motor control signals, is determined by the neuronal connections, i.e. the pathway 
along which they travel, rather than the signals themselves. 
Local field potentials 
Neurons are surrounded by extracellular fluid, which is a conductive medium that 
physically supports neurons. All neural activities, especially synaptic potentials, will 
cause current flow in the extracellular medium, this current gives rise to the extracel-
lular field. All these electric fields within a volume of neurons superimpose together 
to generate a new extracellular potential, called the local field potential (LFP) (John-
ston and Wu, 1995), (Buzsaki et al., 2012). In other words, the so called LFP is the 
effect of the superposition of all the extracellular fields induced by each individual 
neurons. The LFP typically has an amplitude of tens of microvolts to a maximum 
of several millivolts and a frequency range from sub Hz to 300 Hz (Harrison, 2011). 
To illustrate the difference in frequency content, neural recording of LFPs and action 
potentials recorded from a cat motor cortex are shown in Figure 1·4 (Harrison, 2008). 
1.2.2 Neural recording methods 
The most frequently used neural recording techniques are intracellular recording and 
extracellular recording, including EEG, ECoG, and MEAs (Petsche et al., 1984), 
(Harrison, 2007) , (Harrison, 2011) , (Buzsaki et al., 2012). EEG records brain activity 
by placing button electrodes on the surface of the scalp (Figure 1·5 (a)). Because 
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Figure 1·4: Neural recording from a cat motor cortex using an Utah 
Electrode Array and integrated CMOS amplifier: (a) Both action po-
tentials and LFPs are visible; and (b) A one-pole high-pass filter at 
300 Hz was applied to the signal to remove LFPs. After filtering, two 
action potentials can be seen between 30 and 40 ms. 
ECoG places button electrodes on the exposed surface of the cerebral cortex, part 
of the skull has to be surgically removed (Figure 1·5 (b)). ECoG is often used to 
diagnose and treat severe seizures (Engel et al. , 2005) . EEG and ECoG both suffer 
from low spatial resolution because of the large size of the electrodes used. Also due 
to their electrodes size (about 3 orders magnitude larger than the soma dimensions), 
they can only record LFPs. Additionally, EEG has a low signal to noise ratio. ECoG 
can record better signals than EEG since it records signals in close proximity to the 
cortex, but it is also more invasive and carries a greater risk of infection. 
To achieve better signal quality and detect action potentials the recording elec-. 
trodes need to be close to the neurons. The patch clamp technique (intracellular 
recording) measures the transmembrane potentials from the outside of a neuron with 
respect to its inside by using a micro-pipette (Figure 1·5 (c)) (Neher and ~akmann , 
1976) , which usually causes considerable damage to the membrane. Additionally, 
the recording is limited to one or a few cells, though it does provide very accurate 
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(a) (b) 
(c) (d) 
Figure 1·5: Neural recording methods: (a) EEG; (b) ECoG; (c) In-
tracellular recording; (d) MEAs (Hierlemann et al., 2011). 
measurements. As compared to intracellular recording, MEAs measure the electrical 
signals in the extracellular space. As a result, MEAs casue less damage to the neu-
rons during recording and thus can be used for long term recording, either in vitro 
or in vivo3 . What's more, MEAs make it possible to record neuronal signals on the 
network level with high spatial resolution, which enables the mapping of propagating 
signals. The comparison of the four neural recording methods is shown in Figure 1·6. 
3 
"In vitro (Latin: within glass) refers to studies in experimental biology that are conducted using 
components of an organism that have been isolated from their usual biological context in order to 
permit a more detailed or more convenient analysis than can be done with whole organisms. In vivo 
(Latin: within the living) is experimentation using a whole, living organism as opposed to a partial 
or dead organism." (from Wikipedia) . 
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Figure 1·6: Comparison of the four neural recording methods. The 
upside-down pyramid shape shows the physical size of the electrodes 
(or exposed electrode tip) and the recording distance between the elec-
trodes and neurons shrink from EEG to intracellular recording. 
1.3 Micro-electrode arrays review 
The development of multi-electrode arrays or micro-electrode arrays (MEAs) has been 
going on for over four decades dating back to the early 1970s (Thomas et al., 1972) and 
1980s (Pine, 1980) with the continuous improvement of various in vitro cell culture 
techniques. The emergence of MEAs has enabled long-term extracellular recording 
from electrogenic cells (Najafi et al., 1985), (Normann et al., 1988) , (Thiebaud et al. , 
1994), (Pancrazio et al., 1998), (Pelt et al., 2004) , (Mathieson et al., 2004), (Aziz 
et al., 2007), (Sodagar et al., 2009) as compared to the standard invasive patch 
clamp technique , which usually includes attaching/penetrating the cell membrane 
using a micropipette (Neher and Sakmann, 1976). As a result of penetrating the cell 
neurons die within hours (Hierlemann et al., 2011). By studying large amounts of 
spatially separated neurons, MEAs allow investigation of neuronal networks, which is 
fundamental to understand neural plasticity, i.e. the changes of neuronal connections, 
that is responsible for learning, memory, and information processing inside the brain. 
The MEA technique has been proven to be powerful in neurophysiology research 
(Hochberg et al., 2012). High density, high count MEAs with sufficiently high sam-
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pling rates (>20 kHz) are needed to be able to record large networks of neuronal 
activities. However, for high spatial resolution MEAs, the electrodes must be placed 
only tens of microns away from each other. As the inter-electrode distance approaches 
sizes comparable to that of a neuron and the number of electrodes increases to cover 
an area of several square millimeters, running even a single metal line from each 
electrode to a pad becomes a challenging layout design problem for passive MEAs 
(Mathieson et al., 2004) in order to transfer the detected signals to the external world. 
Time-division multiplexing of multi-channel signals is a common technique that 
is often used to reduce the number of wires before transferring signals from multiple 
channels to a site where they can be recorded and stored. However, neural signals 
need to be amplified up to millivolt levels before they can be safely sampled and 
multiplexed without compromising signal quality. A potential solution to this lay-
out design problem with high density MEAs is to build a "micro-amplifier" next to 
each "micro-electrode" (an active MEA) and multiplex the signals out using a small 
number of connections. 
An active MEA integrates active amplification circuitry on the same (silicon) sub-
strate with a "passive" MEA. This arrangement will minimize the cross talk between 
the electrodes, is more immune to noise, and makes active MEAs suitable for implan-
tation by eliminating the use of bulky cables between a passive MEA and external 
amplifiers. The following section will review the state of the art active MEAs and 
discuss their advantages and disadvantages. 
1.3.1 Utah array based active MEAs 
One of the most popular electrode arrays widely used to create active MEAs is the 
Utah electrode array (UEA) or Utah array. A UEA itself is a passive MEA that 
was first developed by Normann et al. . at University of Utah in the late 1980s as a 
neural stimulation electrode array (Normann et al., 1988), (Normann et al. , 1989), 
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(Campbell et al., 1991) and gradually used for neural recording too (Nordhausen 
et al., 1996) . 
As shown in Figure 1·7, a 400 J-Lm pitch UEA was manufactured using silicon tech-
nology with 100 pyramidal shaped p+ silicon needles on an-type substrate (Nord-
hansen et al., 1996). The p+ silicon needles were passivated with silicon nitride 
except for the tips that were coat~d with platinum. The limited exposed tip area 
provides good isolation between different electrodes and can generate localized sig-
nals with minimum interference for neural stimulation. The p+ needle shaft provides 
a low resistance path (20 to 70 n depending on the doping concentration (Normann 
et al. , 1989)) for neural recording applications. The length of the silicon needles is 
1.5 mm and the diameter near the base is about 90 J-Lm (Campbell et al., 1991). Alu-
minum pads were used to provide electrical connections for the UEA and subsequent 
amplification circuity . 
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Figure 1·7: (a) A photo of the Utah electrode array (Nordhausen 
et al. , 1996) . (b) A drawing of the UEA cross section. 
The popularity of the UEA is due to the use of 3D needle electrodes and silicon 
technology. The 3D structure provides good contact between neurons and the elec-
trodes with mechanical support. The silicon technology provides good dielectrics such 
12 
as silicon nitride that is "biocompatible" and most. importantly makes the UEA possi-
ble to be integrated with other active IC silicon chips to form active MEAs. However 
the UEA has its shortcomings because of its complicated manufacturing procedure, 
which leads to low yield and high cost (Campbell et al., 1991). Additional, the UEA 
is currently only available with 400 11m pitch that limits its spatial resolution. 
University of Utah 
One implementation of active MEAs based on the UEA is the 100-channel neural 
recording system that was developed by Harrison et al. at t he University of Utah. 
A cross sectional drawing of the neural recording system is shown in Figure 1·8 (a) 
(Harrison et al. , 2006) , (Kim et al., 2006), (Harrison et al. , 2007). The IC chip was 
designed with a front-end of 10 x 10 pre-amplifier array that has 400 11m pitch. There 
is an on-chip bond pad near each amplifier that allows direct connection of the IC 
chip to a UEA. A power receiving coil was also integrated on the back of the IC chip 
to enable wireless communication. 
The front-end neural amplifier was designed by Harrison and Charles (Harrison 
and Charles, 2003). As shown in Figure 1·8 (b), the amplifier is a differential opera-
tional transconductance amplifier (OTA) with resistive and capacitive feedback. The 
voltage gain of the amplifier is only determined by the ratio between cl and c2 result-
ing in a uniform voltage gain distribution among the 100 neural amplifiers. Because 
high quality high precision capacitors are available with today's silicon technology. 
Most importantly, it allows the design of an OTA with improved noise performance 
without compromising the voltage gain. All of these factors contribute to the popu-
larity of this amplifier (Aziz et al. , 2007) , (Harrison, 2011). However, the use of large 
on-chip capacitors (C1 = 20 pF, C2 = 200 fF) and UEAs (400 11m pitch) limits the 
IC scalability to achieve higher spatial resolutions. 
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Figure 1·8: (a) Complete neural recording system assembly (Harrison 
et al. , 2006). (b) Schematic of the front-end neural amplifier (Harrison 
and Charles, 2003). 
University of Toronto 
A group from the University of Toronto has developed a 256-channel neural recording 
system that first used gold studs as recording electrodes (Aziz and Genov, 2006), 
(Aziz et al., 2006), (Aziz et al., 2007) and later on was integrated with the UEA 
(Aziz et al., 2009). Similar to (Harrison et al., 2006), this recording system also used 
the "Harrison amplifier" (Harrison and Charles, 2003) as the front-end stage and a 
bond pad is placed near each amplifier. However, the amplifier array has 16 x 16 
amplifiers with a pitch of 200 f-Lm. To integrate this IC chip with a UEA, only some 
of the amplifiers are connected to the needle electrodes because of their number and 
pitch mismatch. 
As shown in Figure 1·9 (a), the silicon chip was first flip-chip bonded to the UEA 
with gold bumps and conductive epoxy, and then wire-bonded to a standard ceramic 
package. Finally the cavity of the package was filled with non-conductive epoxy for 
mechanical and electrical protection. A photo of the assembled active MEA is shown 
14 
in Figure 1·9 (b). Unfortunately, the limit of such an implementation is still scalability 
due to the use of large on-chip capacitors. Additionally, only part of the 256 channels 
were in use when integrated with the UEA. 
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Figure 1·9: (a) A cross section of the 256-channel neural recording 
system. (b) A photo of the assembled active MEA before its package 
cavity was encapsulated by epoxy (Aziz et al., 2009). 
Brown University 
A group from Brown University has developed a 16-channel BrainGate (Patterson 
et al., 2004), (Song et al. , 2009) and a 96-channel BrainGate2 (Rizk et al. , 2007) 
neural recording system that was successful used to "read a woman's mind" to control 
a robotic arm (Hochberg et al., 2012). A 400 J-lm pitch 4 x 4 UEA was integrated 
with a pre-amplifier array chip to form the Brain Gate system (or a 10 x 10 UEA 
for the BrainGate2) , the assembly process is shown in Figure 1·10. The active chip 
was flip-chip bonded to the UEA with conductive epoxy, wire-bonded to a alumina 
substrate, and encapsulated with silicone. The BrainGate has been demonstrated 
for in vivo recording in human, but it is still a relatively low density array with low 
spatial resolution, limiting its ability to acquire more comprehensive understanding 
of brain activities. 
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Figure 1·10: Brown University BrainGate system assembly process 
(a); before (b) and after (c) silicone encapsulation (Patterson et al., 
2004). 
1.3.2 Michigan array 
Another silicon based electrode, the Michigan array was developed by Wise et al. 
at the University of Michigan, Ann Arbor (Wise et al., 2008). A Michigan array 
can be either active (Najafi et al., 1985) , (Najafi et al., 1990), (Ji and Wise , 1992) , 
(Perlin et al., 2006) or passive (Hoogerwerf and Wise, 1994), (Sodagar et al., 2009). 
Michigan arrays all share a similar basic structure, a silicon thin film probe (10-15 p,m 
thick) carrying multiple recording sites on a single shank as shown in Figure 1·11 (a). 
Except , for a passive Michigan array, there won't be any active circuitry integrated 
on the probe substrate. 
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Figure 1·11: A diagram of the first generation Michigan array and 
fabrication sequence for a passive probe (Najafi et al., 1985). 
Unlike the UEA, the silicon substrate of the Michigan array only provides me-
chanical support for the metal or polysilicon conductors instead of conducting current 
itself. As a result, each probe (shank) can have multiple electrodes (recording sites) 
on it. These probes (Michigan probes) can be arranged to form 2D arrays or 3D 
arrays as shown in Figure 1·12 (a) and (b) , respectively. 
However, due to the deep boron diffusion and the anisotropic etch stop techniques 
used to define the final shape · of the Michigan probe, it is not compatible with the 
standard CMOS technology (Ji and Wise, 1992). As a result , the active circuits 
on the probe substrate have to be designed and manufactured in a custom CMOS 
technology (Perlin et al., 2006), which limits the performance, yield, and the ability 
for scaled production of the Michigan arrays. 
To solve this problem, passive Michigan arrays can be manufactured separately 
and later integrated with amplification circuitry that is designed and fabricated us-
ing standard CMOS technology. For example, the implantable 64-chanriel wireless 
neural recording system developed at University of Michigan connected two passive 
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(a) (b) 
Figure 1·12: Michigan probes arranged in (a) a 2D electrode array, 
and (b) a 3D electrode array (Wise et al., 2008). 
32-channel Michigan arrays and active electronics (designed and fabricated in stan-
dard CMOS technologies) integrated on a silicon platform with flexible polymeric 
ribbon cables (Sodagar et al., 2009). A photo and the implant configuration of the 
64-channel neural recording system is shown in Figure 1·13 (a) and (b), respectively. 
A shortcoming of this configuration is that the cables can pick up noise from the in 
vivo environment before the detected neural signals can be amplified. Additionally, 
unlike the "self-aligned" process of the UEA needle probes, it is extremely hard to 
align and hold the Michigan probes in a 2D array (3D electrode array considering 
each probe has multiple electrodes), which further complicates the post fabrication 
processmg. 
1.3.3 Very high density active MEAs with planer electrodes 
The MEAs reviewed above are all utilizing 3D electrodes, in this section, some of 
the MEAs with high density 2D electrodes (electrode counts > 1000) are going to be 
discussed. 
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(a) (b) 
Figure 1·13: (a) A photo of the assembled implantable 64-channel 
wireless neural recording system, and (b) its implant configuration 
(Sodagar et al. , 2009). 
An "OSFET" based MEA 
A 128 x 128 channel active MEA with 7.8 p,m pitch 2D electrodes based on the oxide-
silicon field-effect transistor (OSFET) principle (Bergveld et al. , 1976) was developed 
by Eversmann et al. for extracellular recording (Eversmann et al. , 2003), (Hutzler 
et al. , 2006). As shown in Figure 1·14, the neural recording system uses a single-ended 
PMOS common source amplifier as the first stage of the pre-amplifier. The received 
signal will be further amplified in the current domain by the current mirror pairs via 
M4 , M6 and M10 , Mn. Finally the signal current will be converted back to voltage 
and digitized by an off-chip I-V converter and a ADC, respectively. 
A cross section of a input stage PMOS transistor and a 2D electrode is shown 
in Figure 1·15 (a). The active MEA was fabricated in standard CMOS technology 
for all active devices, 2 layers of interconnection metals, the first nitride passivation 
layer , and tungsten vias with extended CMOS process to form electrode array on the 
backside of the wafter. For the extended process, first a titanium/platinum stack is 
vapor deposited to form the electrode that is connected to the PMOS transistor by 
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Figure 1·14: Circuit schematic of "OSFET" MEA showing complete 
signal path of one channel (Eversmann et al. , 2003). 
the tungsten via. Then titanium dioxide and zirconium dioxide stacks are sputtered 
on top to form a dielectric layer. Finally t he entire chip is coated with silicon nitride 
for biocompatibility. As a result, during recording the electrodes won't have direct 
contact with neurons but rather parasitic capacitive connections. The surface of the 
2D electrode array with snail neuron cultures is shown in Figure 1·15 (b). 
An active pixel sensor based MEA 
A 64 x 64 channel active MEA with 21 f.-LID pitch 2D electrodes was developed by 
Berdondini et al. based on the active pixel sensor (APS) technology (Berdondini 
et al. , 2002) , (Berdondini et al. , 2004) , (Imfeld et al. , 2007), (Imfeld et al. , 2008) , 
(a) 
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(b) 
Figure 1·15: (a) SEM photo of the "OSFET" MEA cross section 
showing an input stage PMOS transistor connected to a 2D electrode. 
(b) Snail neuron on the "OSFET" MEA in culture (Eversmann et al., 
2003). 
(Berdondini et al., 2009). The active MEA takes advantage of the APS technology 
(developed for image sensors) by replacing the on-pixel photosensitive elements with 
metal recording electrodes (Berdondini et al., 2002). 
Electrode 
v"' 
(a) (b) 
Figure 1·16: (a) A simple version of the metal electrode APS (Berdon-
dini et al. , 2002). (b) Photo of the APS MEA manufactured in a CMOS 
0.35 ~-tm technology (Imfeld et al., 2008). 
As shown in Figure 1·16 (a), a metal electrode is directly connected (DC cou-
pled) to the input of the APS (pre-amplifier), and the SM signal is used to turn on 
or off transistor T1 and T2 to configure the APS working in closed-loop or open-
loop, respectively. Because the APS is DC coupled to t he electrode, an auto-zeroing 
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structure was designed in a later version to compensate the DC offset (Imfeld et al. , 
2008). A photo of a APS-MEA manufactured in a CMOS 0.35 f.-till technology is 
shown Figure 1·16 (b). The aluminum electrodes were electroless gold plated for 
biocompatibility (Berdondini et al. , 2004). 
A switch-matrix based MEA 
A 126-channel, 11k-electrode active MEA was developed by Frey et al. based on 
a switch-matrix selection scheme (Heer et al. , 2004), (Hafizovic et al. , 2006), (Heer 
et al. , 2006) , (Heer et al. , 2007), (Frey et al. , 2007a), (Frey et al. , 2007b), (Frey et al. , 
2009) , (Frey et al. , 2010), (Hierlemann et al. , 2011) . The chip architecture of the 
switch-matrix MEA is shown in Figure 1·17. The switch matrix consists of 13k static 
random access memory (SRAM) cells and analog switches. The SRAM cells drive the 
analog switches to select 126 out of the 11016 electrodes and each selected electrode 
will be routed to a pre-amplifier (input channel or readout channel). The SRAM can 
be programed by field-programmable gate arrays (FPGAs) via the digital receiver 
(Frey et al., 2007a), (Frey et al. , 2007b) , (Frey et al. , 2010). 
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Figure 1·17: Block diagram of the switch-matrix MEA architecture 
(Frey et al. , 2007b). 
Figure 1·18 shows an example of selecting 6 electrodes (1-6) to readout channels 
(A-F) (Frey et al. , 2010). Each electrode is connected to horizontal (Wh) and vertical 
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F ig ure 1·18 : Sketch of a reconfigurable switch matrix enabling a flex-
ible subset selecton for readout (Frey et al., 2010) . 
(W v) wires through connection boxes ( C-Boxes). The horizontal and vertical wires 
can then be connected to each other through switch boxes (8-boxes). Due to the 
switch matrix, the active MEA can be readout faster with only a subset of the llk 
electrodes being selected, but it can't access all the electrodes at the same. In other 
words, the switch-matrix trades spatial resolution with temporal resolution. 
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F igure 1·19: (a) Circuit schematic of the HPF (Heer et al., 2006). 
(b) Colored SEM of the switch-matrix MEA with chicken dorsal root 
ganglion neurons cultured on top (Hierlemann et al. , 2011) . 
The input stage high pass filter (HPF) of the switch-matrix MEA is similar to the 
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"Harrison amplifier" (Harrison and Charles, 2003). The difference is that the HPF 
has differential outputs and only provides 10 dB of voltage gain, which allows the use 
of smaller valued capacitors, as shown in Figure 1·19 (a). The 2D electrodes are made 
of platinum black for both recording and stimulation (Heer et al., 2004) , (Hafizovic 
et al., 2006) with a pitch of 18 J-Lm , as shown in Figure 1·19 (b). 
1.4 Significance and motivation of the MINS IC 
So far as discussed in this chapter, active ME As have been demonstrated to be a 
very powerful extracellular recording tools that can be used for both in vitro (Hutzler 
et al., 2006) , (Aziz et al., 2009) , (Berdondini et al., 2009), (Frey et. al., 2010) and 
in vivo (Harrison, 2007) , (Sodagar et al., 2009) applications. Especially active MEA 
based brain-machine interfaces (BMis) have gained increasing attention as a poten-
tial alternative for spinal cord rehabilitation (Carmena et al., 2003) and it has been 
demonstrated that human subjects can utilize their brain activity to move computer 
cursors and robotic arms (Hochberg et al., 2012). 
However , active MEAs based on UEAs are limited to a maximum of 100 recording 
· channels with a 400 J-Lm spatial resolution. Michigan arrays are not compatible with 
standard CMOS technology requiring extensive amount of post processing that leads 
to low yield, high cost, and limits its ability to be integrated with active IC chips. 
The popular active MEA front-end structure the "Harrison Amplifier" uses large 
capacitors that limits the scalability of the design. High density MEAs with 2D 
electrodes have been demonstrated for in vitro recordings, but for in vivo applications, 
low noise active MEAs with 3D electrodes and high spatial temporal resolution are 
still in demand. 
In order to meet this demand, a 256-channel MINS IC is designed with a single-
ended input pre-amplifier topology to achieve t echnology scalability (Wang et al., 
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2011). C4 solder bumps with a pitch of 200 J-lm and a diameter of 100 J-lm are used 
for the first time as 3D neural recording electrodes. C4s are standard IBM solder 
balls used for flip-chip bonding that are compatible with standard CMOS/BiCMOS 
technology, thus require minimum post processing. Additionally, for higher spatial 
resolution, 50 J-lm pitch C4NP (new process) micro-bumps have already been demon-
strated by IBM (Dang et al., 2008). 
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Chapter 2 
MINS IC chip design 
2.1 MINS IC chip overview 
The 4 x 4 mm2 MINS IC chip was fabricated at IBM Microelectronics through a MO-
SIS Educational Program (MEP)/Research license. It was designed and fabricated 
using IBM 8HP 0.13 f.-LID SiGe BiCMOS technology with 5 levels of metal. With-
out using any bipolar devices in the design, the MINS IC is totally compatible with 
CMOS technology. 
2.1.1 Chip architecture 
As shown in Figure 2·1, the MINS IC chip is composed of an on-chip MEA that 
includes 256 C4 (controlled collapsed chip connect) electrodes, 25 per mm2 , for extra-
cellular and noninvasive recording without tissue penetration. C4s are IBM standard 
solder balls used in flip-chip bonding and are CMOS compatible, which makes it 
possible to integrate active electronics with other passive MEAs if desired. Each C4 
electrode is AC coupled to a low-noise pre-amplifier through a 10-pF MIM (metal-
insulator-metal) capacitor. The input node of the low-noise pre-amplifier is also DC 
coupled to a fixed voltage using a pseudo-resistor. The PMOS pseudo-resistor is 
biased in the accumulation region (Wang et al. , 2011) and can achieve a resistance 
value around 1 TO with a dimension of only 1 f.-LID x 5 f.-LID. To record low frequency 
neural signals, e.g. LFPs, a low frequency corner of 10 Hz or less is required. The 
high resistance value of the pseudo-resistor is desirable because it allows the use of 
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AC coupling capacitors as small as 0.1 pF to get the low cutoff frequency below 10 
Hz. The use of on-chip capacitors is often the major limitation to scalability, since 
the dimension of all the active components used in this ASIC can shrink with the 
improvement of CMOS technology. 
MINSIC 
Row3 
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·:; 
~ Row2 u 
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0 
Rowl u 
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"iii> 
0 
..... 
Printed Circuit Board 
16 x 16 C4 Electrode 
and Pre-amplifier 
Array 
16 Current Conveyors 
I 2 Analog Multiplexers 
2 Output Pad Drivers 
Figure 2·1: The block diagram of MINS IC chip architecture. 
All the PMOS cascode pre-amplifiers in a column share the same biasing current 
and a logic control circuit is used to generate row switching signals to enable the 
gate of the selected cascode transistors of the pre-amplifiers. In this way, only one of 
the pre-amplifiers in the same column will be turned on at any given time to realize 
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row multiplexing. As a result, the power consumption and the output counts of the 
pre-amplifier array will be reduced by a factor of 16. 
The shared outputs of the pre-amplifiers from each column are connected to a 
current conveyor amplifier that is used as the second gain stage to achieve an overall 
gain of 58 dB and, at the same time, to keep the voltage of each column at a constant 
level. Two 8-to-1 analog multiplexers are used to realize column multiplexing to 
further minimize the output signal 1/0 counts. Analog multiplexer control clocks are 
generated by on-chip frequency dividers from the main system clock, to synchronize 
the logic control circuit and the multiplexers. This reduces the 256 input channels 
into only 2 output channels. The PMOS pad drivers were designed to drive 150-pF 
capacitive loads with a time constant of less than 200 ns. 
2.1.2 Floor plan 
For the MINS IC chip fl.oorplan, as shown in Figure 2·2, a total of 20 bondpads (1 
to 20) are used for the circuits ' input & output connections (1/0s) and power supply 
rails. To reduce the voltage difference caused by any I·R drop across the chip, two 
pads are placed on both the bottom left and bottom right of the chip for each analog 
V dd/V ss· Also, analog V dd/V ss and digital V dd/V ss power supply rails are designed 
separately to minimize noise coupling from the digital circuits to the noise sensitive 
analog circuits. All the bondpads are located on one edge of the chip, except pads 
1 and 2, which are only used for circuit characterization purposes, to allow a more 
condensed package and minimum connections for in vivo and in vitro applications. 
The C4 electrode and pre-amplifier array, namely the active area, occupies the 
majority of the chip area. It is slightly centered to the right side of the chip to 
make room for some test circuits on the same chip. All the current conveyors are 
arranged along the bottom edge above the analog multiplexers and the PMOS pad 
drivers to minimize the interconnection length between the two outputs and chip 
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2.Vin {7,81} 
pads. This arrangement will limit the cross talk and reduce the parasitic resistance 
and capacitance. 
The digital circuit block, namely the logic control circuit (LCC), is arranged on 
the bottom left corner of the chip to minimize the impact on the sensitive analog 
circuits, which is also the reason why separate analog and digital power supplies and 
grounds are used. All the MINS circuit blocks, their 1/0s, and layout dimensions are 
listed in Table 2.1. 
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Table 2 1· List of circuits of MINS IC ..
Circuit Blocks Number of Pad Number Layout Dimensions 
circuits (J.Lm 2 ) (each) 
Pre-Amplifier 256 1, 2, 5, 9, shared 25 X 15 
3, 4, 19, 20 
Current Conveyor 16 shared 3, 4, 19, 100 X 120 
20 
Logic Control Circuit 1 10-14, 16, 17 160 X 6QQ 
Analog Multiplexer 2 shared 3, 4, 19, 35 X 85 
20 
Voltage Reference 3 6, 7, 18, shared 25 X 30/50 X 57/50 X 60 
3, 4, 19, 20 
P ad Driver 2 8, 15, shared 3, 32 X 36 
4, 19, 20 
2.2 Pre-amplifier array 
The schematic of the pre-amplifier array is shown in Figure 2·3. An individual pre-
amplifier from the array is a single-ended input PMOS cascode amplifier. The input 
of the pre-amplifier is AC coupled to the C4 recording electrode through a 10-pF MIM 
capacitor Cin· The input of the pre-amplifier is also DC coupled to a fixed voltage 
V 1 through a high-impedance pseudo-resistor M0 . The PMOS pseudo-resistor can 
achieve a TO resistant value R0 with M0 transistor's gate biased in the sub-threshold 
(Harrison and Charles, 2003) , (Sodagar et al., 2009) to accumulation region (Wang 
et al. , 2011 ). 
The reason that a large resistance is needed is that to record LFPs a low frequency 
corner of 10 Hz or less is required. The low frequency corner fL of the pre-amplifier 
is determined by the dominant capacitor Cin and the pseudo-resistor Ro , given by 
(2.1) 
For the same fL value, a large Ro value allows the use of a small input coupling 
Vo 
Figure 2·3: Pre-amplifier array schematic. 
capacitor; this architecture ensures the technology scalability of the MINS IC design. 
This is a major advantage of using a single-ended input pre-amplifier. 
In the PMOS cascode amplifier, the cascode transistor M2 is also used as a switch 
that is controlled by Yrown signals (Figure 2·3) , that are non-overlapping negative 
pulses, for n={1 , 2, ... , 16} (please refer to section 2.4). For example, when looking 
at column 1, if Vrown is low, M2 of row n will be turned on, and M1 of row n will 
work in its active region, sinking current from V dd through M3 . In the mean time, 
M2 transistors of other rows will be cut off, and the drains of M1 transistors of other 
rows will be pulled up to Vdd · In other words, row n will be selected when Yrown is 
low. All the 16 pre-amplifiers in a column share the same NMOS transistor M3 as a 
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current source and at any given time only one of the pre-amplifiers will be selected. 
This is possible because Vrown signals are non-overlapping. 
DC current is supplied by the NMOS current mirror pair M3 and M4 . An off-chip 
adjustable current source IbiasO is applied to compensate for the process variation 
(please refer to section 5.1). The layout of one pre-amplifier with and without the 
input coupling capacitor is shown in Figure 2·4 and Figure 2·5, respectively. 
The circuitry in the blue box presented in Figure 2·3 is a calibration pre-amplifier 
that will only be used in calibration mode. The transistor sizes of the calibration 
pre-amplifier are the same as regular pre-amplifiers, the only difference is that there 
are no signal inputs to the calibration· pre-amplifiers. The calibration is controlled by 
the LCC, which is discussed in section 2.4. 
0 D 
5() j.lm 
Figure 2·4: Layout of a single pre-amplifier with a 10 pF input cou-
pling capacitor. 
2.2.1 Operation modes 
The pseudo-resistor is a PMOS transistor (M0 ) biased in the accumulation/sub-
threshold region, depending on the value of the off-chip voltage Ytune , to realize GO-
to-TO resistance values that are required for low frequency corners (10Hz). However, 
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Figure 2·5: Layout of a single pre-amplifier without the input coupling 
capacitor. 
this high resistance value results in relatively large RC time constants, which slows 
down the process of charging and discharging the gate of M1 . To solve these inconsis-
tent requirements, the pre-amplifiers were designed to work in two different modes: 
readout mode and calibration mode. The readout mode also has two submodes, the 
continuous mode and the stop mode. 
In readout mode, the gate voltage of Mo is pulled up to "'tune, which is usually 
at Vdd , so that M0 will operate in a high resistance mode (Gn-to-Tn). At the same 
time, the gate of M2cal will be pulled up to V dd to shut off all the calibration pre-
amplifiers. Row 1 through row 16 will be selected sequentially and repeatedly, in the 
continuous mode, or a single row and column will be selected in the stop mode. 
Similarly, in the calibration mode, M0 is converted into a low resistance state to 
acquire a desirable RC time constant that can calibrate the gate voltage of M1 to V 1 
(around 1.9 V) efficiently. During calibration, the gate of M2caJ will be pulled down 
to V0 (around 1 V) to activate the calibration pre-amplifiers, while all the regular 
pre-amplifiers are disabled. The purpose of the calibration pre-amplifiers is to avoid 
the drain voltage of M3 being pulled down to ground during calibration. By keeping 
the drain voltage of M3 stable, it 's possible to increase the switching speed between 
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operation modes. 
2.2.2 Low-noise pre-amplifier design 
The pre-amplifier must have low-noise to be able to detect neural signals with ampli-
tudes as small as 10 p,V. The major noise sources of the pre-amplifier are thermal noise 
and flicker noise, or 1/f noise, that dominate the high frequency and low frequency 
spectrum, respectively. 
1/f noise 
The 1/ f drain current noise in MOSFETs is given by 
- K g~ i~ = -f . W LC2 . ~~ 
ox 
(2.2) 
where W and L are the width and length of the gate, Cox is gate capacitance per unit 
area, gm is the transconductance of the MOSFET, K is a device-specific constant and 
~f is the noise bandwidth in hertz. Thus, to minimize the 1/f noise, all the transistors 
were designed with large gate areas and PMOS transistors were chosen as the input 
devices, because as compared to NMOS devices, K is about 50 times larger than that 
of a PMOS transistor (Lee, 2004). But a bigger gate area also will increase the gate 
parasitic capacitance of M1 , denoted as C1 , that is related to the thermal noise by 
(2.3) 
So, M1 was sized to be large enough to reduce the 1/f noise, yet still small enough to 
keep its parasitic capacitance C1 negligible compared to Cin· Thus M1 was sized to 
be 100 p,m x 240 nm. 
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Thermal noise 
In MOSFETs at frequencies below 10kHz, the approximate neural signal frequency 
bandwidth upper boundary, the thermal drain current noise dominates. The thermal 
drain current noise is given by 
i~ = 4kTr9mt:..f (2.4) 
where k is Boltzmann's constant (about 1.38 x 10- 23 J/K) , Tis the absolute temper-
ature in kelvins and parameter 1 is roughly 2/3 . 
The thermal drain current noise of M 2 is negligible due to the source degeneration. 
The effective transconductance Gm2 of M 2 is given by 
1 1 
Gm2 = C::::: - « 9m2 
1/9m2 + rdsl rdsl 
(2.5) 
By substituting Equation 2.5 into Equation 2.4, we have 
(2.6) 
which is negligible compared to the thermal noise from other transistors. 
From Equations 2.3, 2.4, 2.5, and 2.6, the input-referred thermal noise voltage of 
the pre-amplifier can be derived as: 
2 8kT 9m3 
Vn = - · (1 + 2 · -) · t:..j 
39ml 9ml 
(2.7) 
Therefore, to reduce the thermal noise, a large gm1 and a small gm3 is desired1 . In 
terms of transistor size, a larger gate width over length ratio of M1 was used than 
that of M3 . Unfortunately, this requirement also limits the ability to reduce 1/ f noise 
by further increasing the size of M3 . 
1The transconductance of transistor Mx will be denoted as gmx· 
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The simulated input-referred noise spectral density of a signal pre-amplifier is 
plotted in Figure 2·6. The input-referred root mean square (rms) noise voltage is 
calculated using the noise frequency curve by 
Vrms = 
which gives 3.99 p,Vrms· 
10kHz _ 
J v~ df llf 
10Hz 
(2 .8) 
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Figure 2 ·6: Simulation of input referred noise spectral density of a 
single pre-amplifier. 
2.2.3 Performance of the pre-amplifier 
A single pre-amplifier was simulated based on the schematic view with IbiasO = 100 p,A, 
Ibias1 = 103.9 p,A, Ibias2 = 100 p,A (see section 2.6) and Vtune = 2.5 V. A voltage gain 
of 52.9 dB can be achieved by using this pre-amplifier. Input and output voltage 
waveforms are shown in Figure 2·7. The power consumption of the pre-amplifier is 
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Figure 2·7: Simulated input and output waveforms of a single pre-
amplifier. 
2.3 Current conveyor 
""' " 
2 .0 
A current conveyor is a four terminal device that was introduced for the first time 
by K. C. Smith and A. S. Sedra in 1968 (Smith and Sedra, 1968) . In this work, 
we used the second generation current conveyor (CCII) (Sedra and Smith, 1970), 
(Toumazou et al., 1990). The fundamentals of the CCII can be explained through 
its black-box representation shown in Figure 2·8. The current supplied to terminal X 
will be conveyed to the output terminal Z3 , the voltage at X follows the that applied 
to terminal Y, regardless of the current flowing into X, and no current flows into Y. 
Ideally, the voltage and curre:n.t relations can be described by 
[ ~~ ]=[ ~ ~ ~ ] [ ~: ] 
zz ± 1 0 0 vz 
(2.9) 
2Each pre-amplifier in the array is only on for 1/ 16th of the whole array readout time, so its 
average power is 
100 p,A X 2.5 v -7- 16 = 15.625 p,W 
3In our circuit , terminal Z is the drain of M12 and M14 
ix 
----. 
Vx ----; 
Vy -----; 
----. 
iv 
X 
y 
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Figure 2·8: Black-box representation of CCII. 
Thus, terminal X has zero impedance while terminal Y and terminal Z both exhibit 
infinite impedance. 
2.3.1 The function of CCII in the MINS IC 
Figure 2·9 and Figure 2·10 illustrate the schematic and layout of the current con-
veyor respectively. This current conveyor is a current. amplifier followed by a tran-
simpedance structure (M16-M19 ) and an NMOS source follower. With the inverting 
input of the differential stage connected to a feedback loop, the DC bias voltage is 
forced to follow that of the non-inverting input V 2 that is supplied from an on-chip 
voltage reference (see section 2.6). This is the most important reason why a current 
conveyor is used here because the voltage of the inverting input is the drain volt-
age of transistor M3 of the pre-amplifier array. As shown in Figure 2·3, all the 16 
pre-amplifiers in a column share the same transistor M3 , so any change in the drain 
voltage of M3 will affect the performance of the whole column. 
The signals generated by the logic control circuit are non-overlapping, which means 
there will be a short time when all the pre-amplifiers in a column are shut down. The 
existence of the current conveyor will provide a DC path to V dd for the drain of M3 
during this time. This path will prevent the drain of M3 from being pulled down to 
ground. Otherwise, switching between rows would cause severe voltage spikes on the 
From 
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Figure 2·9: (a) Circuit schem~tic of the current conveyor. (b) Circuit 
schematic of operational amplifier in the current conveyor. 
output waveform and most importantly would slow down the frame readout speed of 
the MINS IC. 
The signal current from the pre-amplifiers is mirrored through M12 ~nd M14 and 
then converted back into voltage domain via M17 and M19 . The voltage to current 
gain of the current conveyor is 1.65 V / p,A and was calculated from Figure 2·11. 
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2.3.2 Stability compensation 
As shown in Figure 2·9 (b), to ensure stability a dominant-pole compensation capaci-
tor Cc is used to control the dominant first pole and to split it from the high frequency 
poles (Johns and Martin, 1997) so that the open-loop gain of t he amplifier's transfer 
function will be brought down to unity before the frequency reaches the high fre-
quency poles. Also, the resistor Rc is included to introduce a left-half-plane zero 
above the unity gain frequency in order to relax the high frequency poles ' effect on 
t he phase . The frequency response of the current conveyor is shown in Figure 2·12. A 
simulated phase margin of 86.65° was realized with this RC compensation technique. 
ID 
~4 
> 
Figure 2·12: Frequency response of the current conveyor. 
2.4 Logic control circuit 
The schematic and layout of the logic control circuit is plotted in Figure 2·13 and Fig-
ure 2·14, respectively. Together with t he analog multiplexers the logic control circuit 
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Figure 2·14: Logic control circuit layout. 
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x =doesn't matter 
0 0 1 
1 1 0 
X 0 1 
determines the MINS IC's operation mode and which of the 256 input signals will be 
amplified and read out from the two signal output pads. As shown in Figure 2·13, 
the main building block of the logic control circuit is the D-type flip-flop (DFF) that 
is used to construct both frequency dividers and the shift register. Figure 2·15 illus-
trates the schematic of 2 types of DFFs, the truth table of the DFFs are listed in 
Table 2.2. 
A 0 enabled Reset '4 is utilized to write the initial state into the shift register 
and frequency dividers. The frequency dividers are also used to control the analog 
multiplexers, which are discussed in section 2.5. When Reset' signal is low, the first 
pre-amplifier pair ([1, A1] and [1, B1]) will be selected, in which the first coordinate is 
the row number , and the second coordinate is the column number of the pre-amplifier 
from Figure 2·2. 
As discussed in section 2.2.1 , there are two operation modes for the pre-amplifier 
array. In the calibration mode, Cal' is enabled so that Yrowl to Yrow16 are pulled up to 
V dd and all the rows are shut off. Meanwhile, the calibration pre-amplifiers are turned 
on and Yre (gate voltage of M0 in Figure 2·3) goes low to drive the PMOS pseudo-
resistors into their low resistance state, so that the gate voltage of M1 is calibrated 
to vl. 
When Cal' goes high, the MINS IC enters the readout mode. In the readout mode, 
there are two submodes: continuous mode and stop mode. The difference between 
these two modes is that during the continuous mode all the pre-amplifiers will be 
4 X' or X is a logic low (0) enabled, complementary signal of X. 
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Figure 2·15: The schematics of DFFs (a) (b) and the logic gates used 
to create the DFFs (c)-(f). 
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selected one after another from row 1 to row 16, column 1 to column 8, repeatedly, 
while during the stop mode only one pre-amplifier will be selected. The stop mode 
gives MINS IC the ability to monitor a single input channel continuously in time: 
The stop mode is enabled when the Stop' signal is low. Different operation modes · 
are illustrated in Figure 2·16. 
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Figure 2·16: An example of the logic control circuit control signal 
waveforms during different operation modes. 
2.5 Analog multiplexer 
Two 8-to-1 analog multiplexers are used to convert the 16 outputs of the current 
conveyors into 2 pads by multiplexing them in the time domain. The analog multi-
plexer is built using CMOS transmission gates as shown in Figure 2·17. Synchronized 
complementary clocks are generated by frequency dividers consisting of DFFs. Fig-
ure 2·18 is the layout view of the analog multiplexer. Minimum gate lengths (240 
nm) were used to improve the transmission gate switching speed. 
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Figure 2 ·18: Analog multiplexer layout . 
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2.6 Voltage reference 
As shown in Figure 2·19, the voltage references are provided on-chip and are set with 
external current sources Ibiaso, Ibiasl and Ibias2 (generated on the testing PCB). Exter-
nal current sources are used instead of on-chip sources to ease the design complexity 
of the MINS prototype and to provide a convenient way to compensate for process 
variation's impact on the MINS IC performance, which will be discussed in Chapter 
5. Figure 2·20 depicts the layout of the voltage references that were placed in three 
different locations on MINS IC chip (Figure 2·2). 
lblasO 
I 
I 
I 
I 
~~ 
= 
= 
Figure 2·19: The schematic of voltage references. 
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F igure 2 ·20: The layout of voltage references: (a) M2 , M3 (b) M32-M38 
and (c) M39-M45· 
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2. 7 Pad driver 
After the analog multiplexers, PMOS source followers are utilized to drive the chip's 
1/0 pads and any off-chip loads. The schematic and layout of the PMOS driver is 
shown in Figure 2·21 and Figure 2·22, respectively. 
Figure 2·21: PMOS driver schematic. 
2.8 Device parameters 
The MINS IC was designed using IBM BiCMOS8HP 0.13 p,m technology. BiC-
MOS8HP features high performance bipolar devices, which are not used in the design 
because of the low frequency nature of the neural electrical signal ( <10 kHz) (Harri-
son, 2008). Thus, the whole MINS IC design is CMOS compatible. All the electronic 
devices that are used in the MINS IC will be discussed in this section. 
2.8.1 Passive devices 
High precision single nitride metal-insulator-metal (MIM) capacitors with aluminum 
electrodes are provided in the 8HP design kit. The capacitance per unit area of the 
MIM is 1 JF / p,m2 . As shown in Figure 2·23, the MIM capacitor consists of two · 
parallel plates, the QY and LY layers, separated by a thin nitride dielectric layer. 
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Figure 2·22: PMOS driver layout. 
The AM and LY layers are the top two metal routing layers, QY is a metal layer 
used only for MIM capacitors, and the material of these three layers is aluminum. Rc 
in Figure 2·9 (b) is built with the poly resistor device (oprrpre) for its highest sheet 
resistivity (1700 0/D), which allows the most compact layout. Device parameters 
are listed in Table 2.3. 
p- substrate 
Figure 2·23: MIM capacitor structure (IBM, 2009). 
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Table 2.3: Passive component parameters. 
Value Layout Area 
Cin 10 pF 100 X 100 p,m2 
Cc 1 pF 30 X 33 p,m2 
Rc 2.856 kO 2 p,m/4 p,m (W / L) 
2.8.2 Electrostatic charge protection devices 
Double diode electrostatic charge (ESD) protection was used for the MINS IC chip 
I/Os. As shown in Figure 2·24, when there is a positive pulse on t he I/0 pad, it can 
be discharged to the power supply through the top diode. When there is a negative 
pulse, it can be discharged to ground through the bottom diode. By preventing charge 
built up on the I/0 pads, it will protect the transistors that are connected to the pads 
through their gates, because high voltage on the pads could result in MOSFET gate 
oxide breakdown. 
<-----
1 
Internal 
Circuitry 
Discharge current paths: 
Red : Positive pulse 
Blue: Negative pulse 
Figure 2-24: Double diode ESD protection. 
The p+ diffusion to substrate diode ( esdndsx) was used as the bottom diode, while 
the p+ diffusion n-well diode ( esdvpnp) was used as the top diode. Cross-sections of 
the esdndsx and esdvpnp are illustrated in Figure 2-25. For t he esdndsx, n+ diffusion 
is the cathode, a,nd p substrate is the anode. The esdndsx is used as the bottom 
diode, because for t he same p/n junction area, the esdndsx has a smaller area than 
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the esdvpnp. The esdvpnp is essentially a diode connected pnp transistor, with its 
collector connected to the ground. Its p+ diffusion is the emitter (anode) , n-well is 
the base (cathode), and p substrate is the collector. The reason why the esdvpnp is 
used as the top diode over the esdndsx diode is because the anode of the esdndsx 
(substrate) always has to be connected to the ground or lowest potential, while the 
anode of the esdvpnp (p+ diffusion inside then-well) is able to be connected to higher 
potential, such as V dd. 
. .... _ - ·· 
f'NVELL 
, ..... . __ :-A'!~.,;:-
(a) (b) 
Figure 2·25: Cross-sections of ESD protection diodes: (a) N+ sub-
strate; and (b) P+ diffusion N-well (IBM, 2009). 
2.8.3 Active devices 
IBM BiCMOS8HP provides 2.2 nm (thin) gate oxide 1.2/1.5 V field effect transistors 
(FETs) and 5.2 nm (thick) gate oxide 2.5 V FETs. Also, to compensate the body 
effect, triple-well N-type FETs (NFETs) are available with both thin and thick gate 
oxide. On the MINS IC chip, all the metal oxide silicon FETs (MOSFETs) are 
thick gate oxide devices in order to achieve a relative low leakage current when the 
transistors are in their cutoff region (20 pA/ p,m compared to 350 pA/ p,m for PMOS 
devices). The minimum length of a thick oxide MOSFET is 240 nm. Multiple fingers 
are used to make sure the width of each finger is no more than 5 p,m for better gate 
control and faster switching. Triple-well NFETs are used for the transistors when 
their sources are not connected to ground to eliminate the body effect and increase 
the output swing. All transistor sizes are listed in Table 2.4. 
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Table 2 4 · MOSFETs parameters: W /L (11-m) . .
Pre-Amplifier Mo M1 M2 1/5 100/0.48 20/0.48 
M5 M6/M1 M8 /M9 Mw Mn 
20/0.48 5/0.48 2/0.48 35/0.48 3/0.48 
Current Conveyor M12 M13 M14 M15 M16/M11 1.5/0.48 50/0.48 70/0.48 6.4/0.48 10/2.5 
M1s M19 M2o M2YcM22 M23 
24/2.5 15/2.5 35/0.48 30 0.48 30/0.48 
PMOS Driver M24 M25 M26/M21 M2s/M29 M3o/M31 100/0.48 100/0.48 10/0.48 1.5/0.48 2/0.48 
M3/M4 M32/M33 M34 M35 M36 
10/5 10/5 20/0.48 100/0.48 10/5 
M37 M3s M39/M4o M41 M42 Voltage Reference 20/0.48 100/0.48 10/5 20/0.48 100/0.48 
M43 M44 M45 
10/5 20/0.48 100/0.48 
Transmission Gate M46 M47 5/0.48 5/0.48 
M4s M49 M5o M51 M52 Push-Pull 5/0.48 10/0.48 5/0.48 10/0.48 5/0.48 
M54-M57 M5s-M61 M62-M54 M65-M67 M6s/M69 Push-Pull 1/0.24 5/0.24 1.5/0.24 2/0.24 5/0.48 
M11 , M12 , and M23 are tnple-well NFETs. 
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2.9 Simulation results 
The MINS IC was simulated using the Spectre simulation engine from the Cadance 6 
analog design environment (ADE). The simulated MINS voltage gain as compared to 
the input voltage amplitude in the stop mode is plotted in Figure 2·26 (a). An ideal 
1 kHz sinusoidal signal source was used as the input for this transient simulation. As 
shown in Figure 2·26 (a) , the MINS amplifier chain has a total voltage gain of 59.6 
dB with a peak-to-peak output voltage swing of 1.08 V when the distortion of the 
voltage gain is less than 1 dB . The frequency response of the MINS IC is based on 
the AC simulation plotted in Figure 2·26 (b) . As expected, the low frequency cutoff 
is below 10Hz (depending on the Ytune value) and the high frequency cutoff is around 
2 MHz. 
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Figure 2 ·26: Simulation results of the MINS in the stop mode: (a) 
voltage gain vs. input voltage amplitude plot based on transient anal-
ysis , and (b) system frequency response based on AC analysis. 
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An input-referred rms noise voltage of 5.3 p,Vrms was calculated using Equation 2.S 
based on Figure 2·27. And the simulated power dissipation of MINS IC is 15.S m W , 
or 61.7 p,W per input channel. T he power consumptions of the digital circuit with 
main clock running at 5.12 MHz are negligible at less than 1% of the total power. 
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F igure 2 ·27: Simulated input-referred noise spectral density of the 
entire MINS. 
The MINS IC was also simulated in the continuous mode, with a 15-pF capacitor 
as the output load. An input stimulus of 1 kHz, 50 p, V peak-to-peak sinusoidal signal 
was applied as an input to pre-amplifiers (1, A1), (2, A2) and (16, AS). Inputs to 
all other pre-amplifiers were connected to ground. T he transient simulation result of 
the output signal VoutA was plotted in Figure 2·2S. As shown in the plot, the output 
waveform shows amplified signals only during the time slots when (1 , A1), (2, A2) , 
and (16, AS) were selected. The data of time-devision multiplexed output signal VoutA 
was demultiplexed into 12S outputs signals using the MATLAB environment. The 
demultiplexed output signal of (2, A2) was plotted in Figure 2·29. All the individual 
circuits were also simulated using the extracted model to optimize the layout. 
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Figure 2·28: Output voltage Y outA waveform when the MINS in the 
continuous mode. For considerations of presentation, only the first 70 
J.i,S of the simulation result are shown in the plot. 
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Figure 2·29: Demultiplexed output signal of (2 , A2). 
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Chapter 3 
MINS IC chip "biocompatibility" and 
packaging 
The MINS IC chip was fabricated at IBM Microelectronics through a MOSIS Edu-
cational Program (MEP)/Research license in the BiCMOS 8HP 0.13 J-lm technology. 
Figure 3·1 shows a micrograph of the 4 x 4mm2 MINS IC chip. 
Figure 3·1: Micrograph of the fabricated MINS IC chip. 
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3.1 C4 electrodes 
C4 bumps are intended to be used as neural probes and are fabricated directly on 
top of the silicon chip surface as part of the CMOS process. C4s (controlled collapse 
chip connect) are standard IBM solder balls used in flip-chip bonding to provide low 
impedance and high density electrical connections for IC chips. The C4s on the MINS 
IC are standard 4 on 8 (mil), thus, they are 100 J.1,m in diameter with a 200 J.1,m pitch. 
Their material composition is 97% of Pb (lead) and 3% of Sn (tin) 1 . To make the 
Pb/ Ag (Pb is toxic to neurons) electrodes "biocompatible" with acute brain/tissue 
slices , gold was electroless plated onto C4s using Bright Electroless Gold Plating 
Solution from Transene (Berdondini et al. , 2004). The photographs of C4s before 
and after Au electrolessplating are shown in Figure 3·22 . 
(a) (b) 
Figure 3·2: Micrographs of C4s (a) before and (b) after Au electro-
lessplating. 
1Lead free version of C4s are also available with 97.7% of Sn and 2.3% of Ag (silver). 
2 Two different C4s are used to represent the difference between before and after gold plating. 
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3.2 Packaging 
The fabricated MINS IC chips were wire bonded to three different packages. The 
company Quik-Pak was able to accommodate the different requirements of electrical, 
in vitro, and in vivo testing packages. 
3.2.1 Electrical testing package 
For electrical testing, we need to have access to all the four input pre-amplifiers (1 , 
A3) , (1 , B3) , (7, B1) , and (16, B3) that are pre-wired to the chip pads with on-chip 
interconnections, as shown in the bottom right of Figure 3·1. All 20 pins were wire 
bonded to a 84-lead, 10 x 10 grid ceramic PGA package as shown in Figure 3·3 (a) and 
(b). The PGA package was chosen because of its low cost, handling ease, and most 
importantly, it's the wide availability of matching zero insertion force (ZIF) sockets. 
The 3M matching ZIF socket (as part of the testing PCB) is shown in Figure 3·3 (c). 
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(a) (b) (c) 
Figure 3·3: Electrical testing package: (a) side view, and (b) top view 
with the lid removed showing bonding wires . (c) The 3M matching ZIF 
socket. 
3.2.2 In vitro testing package 
l 
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In order to test the MINS in vitro, the MINS IC chip was packaged in a 84-lead, 10 x 
10 grid, ceramic open-top PGA package with bonding wires encapsulated (Graham 
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et al. , 2011) . As shown in Figure 3·4 (a) , a frame was first built and attached to the 
die between the C4 electrode array and the bonding pads. Then, 18 chip pads on one 
side were bonded to the PGA pads with gold wires. At last all the bond wires were 
encapsulated for mechanical and electrical protection. 
The finished package, shown in Figure 3·4 (b), has all the C4 electrodes exposed in 
order to interface with the brain/tissue slices. Also, brain/tissue slices have to be kept 
in oxygenated solution to maintain their viability during the test , so a fluidic chamber 
with a solution inlet and outlet was built on top of the PGA package, illustrated in 
Figure 3·5. A chamber was first cut from a plastic tube, and then two holes were 
drilled onto the opposite side of the plastic tube wall. Finally, the chamber was glued 
to the PGA and two rubber tube with silicone epoxy. 
(a) (b) 
Figure 3·4: MINS IC chip in an open-top PGA package: (a) before 
(the photo is from Quik-Pak), and (b) after encapsulation. 
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Fluidic Chamber 
Chip/Package 
Figure 3·5: The open-top PGA package with a fludic chamber built 
on top. 
3.2.3 In vivo testing package 
A 6 x 7 mm2 custom PCB package was built in order to record activity in vivo from 
a rat. The rat brain size is very small, with a diameter of its cross-section not much 
bigger than 1 em, so the major requirement of the in vivo package is that it has to 
be able to fit on top of the rat brain. Also , it has to be connected to the recording 
side somehow without completely constraining the rat under test. 
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As shown in Figure 3·6 (a) , the MINS IC chip was wire bonded to the top side 
of the PCB and then the bond wires were encapsulated. The process is similar to in 
vitro packaging process, except that the height of epoxy was milled down to 100 f.-liD 
after the encapsulation step for better contact between the electrodes and rat brain. 
A 0.3 mm pitch, 17 pin flat flexible cable (FCC) was chosen as the interconnection 
between the in vivo PCB and a recording PCB as shown in Figure 3·6 (c). The 
width of the FFC is 5.1 mm, slighter smaller than the width of the PCB, and it 
is very thin and flexible , all of which makes the FFC suitable for the implantation. 
The matching FFC ZIF connector, Omron Electronics XF2B-1745-31A, was soldered 
onto the bottom side of the PCB to provide electrical connections, this is shown in 
Figure 3·6 (b). 
(a) (b) 
(c) 
Figure 3·6: The custom PCB in vivo package: (a) top view, and (b) 
bottom view. (c) The FFC and ZIF connector. 6 pins of the 23 pin 
Molex FFC were removed to match the ZIF connector because the 17 
pin cables are only available with purchase of large quantities (more 
than 100) . 
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Chapter 4 
MINS IC chip measured performance 
A 4 layer 6 x 5 inch2 PCB was built as a data acquisition system for the MINS IC, 
as shown in Figure 4·1. The top and bottom layers were used for routing, and the 
internal layers were used as power and ground planes, which is important because of 
· the low noise requirement of neural recording application. 
Figure 4·1: The 4 layer data acquisition PCB. 
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As shown in Figure 4·1, the maJor building blocks of the PCB are the cur-
rent sources Ibiaso-2 (described in section 2.6) and the microcontroller. The circuit 
schematic of the current source is shown in Figure 4·2. The supply current Ibias is 
given by 
Vref 
!bias= -R 
14 
V. _ V (Rn + R12)R13 
ref - dd. Rw(Rn + R12 + R13) + (Rn + R12)R13 ( 4.1) 
which has a tuning range from 0 to 167j..lA and a 0.1 J..lA tuning precision. The variable 
resistors R12 and R13 are used for fine tuning and coarse tuning respectively. 
Figure 4·2: The circuit schematic of the on board current sources 
Ibias0-2· 
The 16-bit Texas Instruments MSP430F2012 microcontroller was used to generate 
the MINS main clock, and the synchronized control signals reset', cal', and stop'. The 
yellow "interrupt" push button (switch) is used to select the MINS operation modes by 
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generating edge triggered microcontroller interrupts. The "row select" and "column 
select" push buttons control the on board digital potentiometers to increase (green) 
or decrease (red) their output voltage value that is connected to the microcontroller 's 
internal analog-to-digital converter (ADC). Based on these values, the microcontroller 
will determine which input , the row and column, to select when operating in stop 
mode. Refer to section 2.4 for the MINS operation modes and control signals. 
For electrical testing, as shown in Figure 4·3, a BK precision 1672 was used as the 
external power supply. On board low drop-out (LDO) voltage regulators were also 
used to further remove any noise from the power supply. Function generators, the 
Tektronix AFG 3021 and 3022 were used to provide test signals. The output signal 
of the MINS IC was measured and analyzed by the Tektronix DPO 7104 digital 
phosphor oscilloscope and the HP 3582A spectrum analyzer. 
(a) (b) 
·,~ ··--·-----~--- -·· -. 
.. ::.:.= ... , . ' 
E ~· =-=.-
(c) (d) 
Figure 4·3: (a) BK Precision 1672 triple output DC power supply, 
(b) Tektronix AFG 3021, 3022 function generators, (c) Tektronix DPO 
7104 digital phosphor oscilloscope, (d) HP 3582A spectrum analyzer. 
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4 .1 Electrical testing results 
4.1.1 System voltage gain and frequency response 
The smallest peak-to-peak amplitude value that the Tektronix AFG 3021/3022 func-
tion generator can produce is 20m V. In order to provide a test signal with an ampli-
tude smaller than 1 m V, three. subminiature version A (SMA) attenuators were used 
to achieve a total voltage attenuation of 40 dB. 
The MINS IC chip B, with the electrical testing package (Figure 3-3), was tested 
in the stop mode. A 10 Hz, 0.5 m V peak-to-peak, sinusoidal signal was supplied 
through an SMA connector, which was connected to the MINS pin 9 (Vin(1, A3), 
Figure 2-2) on the PCB. The output waveform of MINS, YoutA, was measured in the 
stop mode when row 1, column 3 was selected using the oscilloscope. As shown in 
Figure 4-4, the output waveform has a peak-to-peak amplitude about 405 mV, thus 
the voltage gain is given by Av = 20 -log(~0~ :;:~) = 58.2 dB. 
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Figure 4-4: The measured output waveform of MINS (VoutA) in the 
stop mode for a 0.5 m V input. 
The MINS IC chip B was also tested in the continuous mode with a 20kHz frame 
rate. A 1 kHz, 1 m V peak-to-peak, sinusoidal signal was again supplied to the input 
(1, A3) through the on board 'SMA connector. All the other inputs were floating 
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inside the package. The output signal is shown in Figure 4-5. The amplitude of the 
waveform envelope was measured, the calculated voltage gain is consistent with the 
result in t he stop mode. 
Waveform Envelope 
Figure 4-5: The measured output waveform of MINS (VoutA) in the 
continuous mode. 
The voltage gain of the MINS IC from different inputs across different chips was 
measured for statistical analysis of the voltage gain variation. A 1 m V 1 kHz sinusoidal 
signal was used as the input stimulus. The out of the MINS IC chip B, 1, 2, 4, and 
6 was measured in t he stop mode. The maximum, minimum, and average value of 
the measured voltage gain of each tested chip from the selected inputs in stop mode 
is shown in Figure 4-6. 
59.5 
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Figure 4-6: The measured system voltage gain of MINS IC chip B, 
1, 2, 4, and 6 from randomly selected inputs. NB=4, N1 =32, N2 =128, 
N4 =10, and N6 =10 where Nx is the number of tested inputs of chip x . 
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These results show a very tight range of voltage gain, with most of the values 
falling within 58 dB to 59 dB. For the chips in the in vitro package, the input signal 
was applied to all 256 inputs at the same time by putting a low impedance electrode 
into the fluidic chamber that was filled with phosphate buffered saline (PBS) solution. 
All the 128 inputs on the left side of chip 2 were measured. The mean and standard 
deviation of the voltage gain of the 128 inputs on the left side of t he chip are 58.7 
dB and 0.3T dB, respectively. T he 128 voltage gain values were normalized to their 
mean value and the Gaussian distribution was plotted in Figure 4·7 . 
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F igure 4·7: Gaussian fit of the measured voltage gain of MINS IC 
chip 2. Normalized voltage gain is 58.7 dB. 
1.02 
The neural signals are not only small in amplitude, but also low in frequency. In 
order to validate the MINS IC's ability to detect neural signals, the input channel 
(1, A3) of the MINS IC chip B was tested with signals of different frequencies, from 
0.05 Hz to 10 MHz. The measured results were plotted in Figure 4·8. The measured 
3-dB frequency conner of 1.4 MHz is consistent with the simulation result, 2 MHz. 
The low frequency cutoff is smaller than 0.05 Hz when Ytune = 2.5 V. The resistance 
value of the pseudo-resistor can be estimated by R = 2"'~c > 0.32 TO. 
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Figure 4·8: The measured frequency response of MINS IC chip B in 
the stop mode. 
4.1.2 Power consumption 
The total power consumption of the PCB was measured with and without the MINS 
IC chip, and the difference between the two values is the power dissipation of the 
MINS IC chip. Several chips were measured and the average of the result is 11.25 
mW in total or 43.9 j.J-V per input channel. The low power density of the MINS IC 
chip satisfies the power requirement of the neural recording applications (Harrison, 
2008) . 
4.1.3 Input-referred noise and output swing voltage 
The amplitude of the extracellular action potentials is usually in the range of ten 
miCrovolts to one millivolt, while that of the LFPs is from tens of microvolts to a few 
millivolts. The input-referred noise voltage level will determine the smallest signal the 
MINS IC can detect and the output voltage swing range limits the upper boundary 
of the signal that the MINS IC can record without significant distortion. 
The output-referred noise spectral density of MINS IC (chip B) was measured 
in the stop mode using the HP 3582A spectrum analyzer. The HP 3582A has a 
frequency range from 0.02 Hz to 25.5 kHz, which covers the frequency range of the 
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neural signals, both action potential and LFPs. The input-referred noise spectral 
density was measured and plotted in Figure 4-9. The input-referred rms noise voltage 
was calculated from the plot using Equation 2.8, which gives 4.6 p,Vrms· 
An output voltage swing as high as 1.5 V was observed when the output DC bias 
voltage is around 1.5 V (the nominal output DC level) , which gives the MINS IC the 
ability to measure a neural signal as large as 1.9 m V without saturating the output. 
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Figure 4-9: The measured input-referred nmse spectral density of 
MINS IC chip B in stop mode. 
4.2 In vitro environment setup and testing results 
4.2.1 Experiment setup 
As mentioned in Section 1.2.1, the type of the neural signal information is det ermined 
by the neural signal traveling path, rather than the signals themselves. In order to 
prove that the MINS IC can be used for in vitro, and eventually in vivo recording, we . 
first have to demonstrate that the MINS IC can be used in a solution environment to 
record signals, and that the amplitude of the recorded signals will be related to the 
distance between the recording electrodes ( C4s) and the stimulus electrode. 
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The experiment setup is shown in Figure 4·10. The C4 electrode array was sub-
merged in PBS solution. A stimulus signal was applied to t he solution through a 
0.5 MO tungsten electrode from World Precision Instruments (TM31A05). The solu-
t ion was grounded with a silver chloride coated silver (Ag/ AgCl) reference electrode. 
The Ag/ AgCl electrode was made by soaking a silver wire in the household bleach 
overnight. The tungsten electrode and the Ag/ AgCl electrode were attached to two 
micro-manipulators, so the locations ofthe stimulus and the ground can be controlled 
precisely. 
Figure 4·10: In vitro experiment setup. 
4 .2.2 In vitro test results 
The output waveform of the MINS IC (chip 5) was measured when row 14, column 
2 was selected in the stop mode. The stimulus was a 100 Hz sinusoidal signal from 
the function generator. As shown in Figure 4·11 , the MINS IC was able to record t he 
signal in vitro with an output voltage swing of 1.5 V. 
In order to validate that the C4s are sensitive to the location of the stimulus, 
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I ... 500mVfdlv 
Figure 4·11: Measured output waveform YoutA of MINS IC chip 5 
in vitro, when row 14, column 2 was selected. 
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Figure 4·12: Measured output peak-to-peak amplitude from inputs 
(1, A4), (6, A4) , (11, A4) , and (16, A4) in the stop mode. 
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Figure 4·13: Measured output peak-to-peak amplitude vs. recording 
electrode to stimulus distance. 
74 
a 500 Hz sinusoidal signal was applied to the solution near the bottom of the the 
chip below row 1, and the ground electrode was placed near the top above row 16 
as shown in Figure 4·10. The recorded signals from four inputs that are located on 
the same column are plotted in Figure 4·12. As shown in Figure 4-10, the stimulus 
was placed on the bottom left of the MINS IC chip near row 1 column A4, with 
row 16 column A4 being the most faraway recording input. A plot of the recorded 
signal amplitude with respect to the recording distance is shown in Figure 4·13. As 
expected, the amplitude of the recorded signals decreases as the distance between the 
C4s and t ungsten electrode increases. 
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Chapter 5 
MINS IC chip process variation correction 
5.1 Process variation 
5.1.1 Definition and classification of process variation 
Semiconductor process variation is the deviation of the manufactured device or in-
terconnect parameters from their designed or expected values. It has a significant 
impact on the yield and performance on integrated circuits, Process variation is typi-
cally divided into two categories: inter-die and intra-die variation (Boning and Nassif, 
1999), (Hargreaves et al., 2008). 
Inter-die variation is .the variation of device and interconnect parameters in time 
and space across identical dies on the same wafter (wafer-level variation), on different 
wafers (wafer-to-wafer variation) or in different lots (lot-to-lot variation) (Stine et al., 
1997) . Lot-to-lot variation is generally due to the temporal change of the process 
equipment from lot-to-lot . Wafer-to-wafer variation can be both temporal, like lot-
to-lot variation, or spatial due to the different locations of wafers during fabrication. 
Wafer-level variation is primarily the result of spatial variation caused by the equip-
ment nonuniform performance and other physical phenomena, such as micro-loading 
(Misaka and Harafuji, 1997). The wafer-level parameters usually vary slowly and 
smoothly across the wafer and often exhibit high spatial correlation and symmetrical 
properties, such as the radial pattern shown on the left in Figure 5·1 (Boning and 
Nassif, 1999) . 
Intra-die variation (variation across the chip) is the parameter spatial variation 
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Figure 5·1: Variation in interlevel dielectric (ILD) thickness across 
the wafer (left), and across the die (right) (Boning and Nassif, 1999). 
within the same die. It results in mismatch between identical or ratioed devices that is 
critical to analog and digital design (Drennan and McAndrew, 2003), (Borkar, 2005) , 
(Rodrigues and Bhat, 2006). Compared to inter-die variation, intra-die variation is . 
more rapid and random. As shown in Figure 5·1, unlike wafer-level interlevel delectric 
thickness (TmL) variation, the change of TmL within the die doesn't have a general 
trend and it is more dramatic. 
The process variation can also be categorized as systematic and random varia-
tion (Boning and Nassif, 1999), (Kuhn et al. , 2011). When parameter variation is 
represented as a Gaussian distribution, systematic variation results in a shift of the 
mean value whereas random variation determines the standard deviation value, as 
shown in Figure 5·2. All the 40 dies of the MINS IC chip were fabricated on the same 
wafer , and wafer-level variation is mostly systematic variation, which is much better 
controlled (Kuhn et al., 2011). For this reason, the remaining chapter will focus on 
intra-die variation. 
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Systematic Variation -~J-=0, cr=0.5 
-~J,=O,cr=2 
-~J-=5, cr=0.5 
8 10 
Figure 5·2: An example of process variation's Gaussian distribution 
representation. t.t - mean, CJ - standard deviation. 
5.1.2 Sources of intra-die variation 
In order to understand the effect of process variation on the · MINS IC we need to 
study the sources of intra-die variation. From its definition, we know that the sources 
of intra-die variation are the semiconductor manufacturing processes, including ox-
idation, lithography, etching, doping, deposition, and planarization (Moslehi et al., 
1992), (May and Spanos, 2006). The physical and technology limitations of these pro-
cesses result in the device geometry parameter, material parameter, and eventually 
electrical parameter value variations (Boning and Nassif, 1999). 
MOSFETs are the active devices used in the MINS IC design. For an NMOS tran-
sistor, the threshold voltage Vtn (Anderson and Anderson, 2004) and drain current 
ID in saturation region (Johns and Martin, 1997) are given by 
v; = V: + 2"- _ QB(2¢t) _ Qit(2¢t) - Qit(O) tn FE \f/j C C 
ox ox 
(5.1) 
where VFB is the flat band voltage, <Pt is the Fermi potential, Cox is the gate oxide 
capacitance per unit area, QB(2¢1) is the bulk charge at the strong inversion condi~ 
tion, Qit(2¢1) and Qit(O) are the interface trapped charge at the strong inversion and 
78 
at the flat band condition respectively, and 
(5.2) 
where J-ln is the electron mobility, W is the gate width, L is the gate length, and 
Vas is the gate-to-source voltage. Variation across the chip will cause random vari-
ance in these NMOS electrical parameters by affecting all the geometry and material 
parameters mentioned above. 
The lateral dimensions, such as channel width and length, can depart from their 
designed values because of electron-beam or optical lithography proximity effects (Or-
shansky et al., 2004), (Capodieci, 2006), line-edge roughness (LER) and line-width 
roughness (LWR) (Asenov et al., 2003), (Lee et al., 2004), as shown in Figure 5·3. 
The planarizaiton techniques (such as chemical mechanical polish (CMP)), oxida-
tion and subsequent etching steps may lead to the vertical dimension, gate thickness 
(Steigerwald, 2008), and gate oxide thickness variations (Koh et al., 2001). 
(a) 
Device 
1 
(b) 
Device 
2 
LER LWR 
(c) 
Figure 5·3: Layout lateral dimension variations due to: (a) Opti-
cal lithography proximity effect (Red is the designed layout, blue is 
the manufactured layout (Capodieci, 2006)), (b) line-edge roughness 
and line-width roughness (device 1 and 2 were designed to be identical 
(Drennan and McAndrew, 2003)). (c) The difference between LER and 
LWR. 
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5.1.3 Process variation's impact on the performance of the MINS IC 
The performance of the MINS IC is determined by its on-chip devices and inter-
connects1 . The most critical active device parameters in the MINS IC design are the 
drain current In and the threshold voltage Vt· Their influence on the MINS IC design 
will be discussed by analyzing their roles in two key structures: current mirror pairs 
and the PMOS pre-amplifier array. The interconnect dimension variation's impact 
was minimized by using power and ground planes in the MINS IC layout, so it won't 
be discussed here. 
Current mirror pairs 
Current mirror pairs are used throughout the MINS IC design to provide bias current 
and to serve as active loads. As shown in Figure 5·4, all the NMOS transistors were 
designed to be identical with a gate width of 10 J-Lm and a length of 5 J-Lm (Table 2.4). 
Ideally, Im = ID2= . . . = Im6 = lbiaso , given by 
(W/ L)4 
(W/L)n (5.3) 
where n=1 , 2, ... , 16. But with the process variation, the tail current Inn of each 
column is going to shift from its normal value Ibiaso, which in turn will lead to the 
deviation of the transconductance grnn (proportional to Inn) of each pre-amplifier. A 
general expression of the voltage gain Av of a common source amplifier is given by 
(5.4) 
where Rn is the load resistance. 
Understanding the effect, from an AC point of view, of the process variation will 
1 All the effects mentioned in section 5.1.2 will also affect the manufactured interconnect dimen-
sions in a similar way. 
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Columnl Column2 Column16 
Figure 5·4: Simplified pre-amplifier array with one row in each col-
umn. 
cause the voltage gain of each input channel (pre-amplifier plus current conveyor) to 
depart from their designed values. On the other hand, from the DC point of view, 
the IDn sets the quiescent point of each pre-amplifier, t he difference among the drain 
currents (bias currents) will lead to the output DC level fluctuating when the output 
is switched from one input channel to another. As shown in Figure 5·5, the output 
DC levels of channel row 1 column A3 and row 1 column B3 are quite different with 
everything else being equal. 
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Figure 5·5: The output voltage waveform of channel (1, A3) and (1, 
B3) from the MINS IC (chip B) . The input of these two channels are 
grounded (no AC signal), and the MINS IC was operating in t he stop 
mode. The current supplles Ibiaso, hiasl, and Ibias2 were constant during 
the measurement. 
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The output DC level variation is a more pressing matter compared to the voltage 
gain variation. For a 60 dB amplifier (designed value), a 12% change of gm will result 
in a voltage gain variation of approximately 1 dB, given by 
~Av = 20log[10(60/ 20) · (1 + 12%)]- 60 = 1dB (5.5) 
Critically the output DC level can change from rail to rail, and push some of the 
transistors into their triode region, as a result, some of the channels may lose their 
amplificat ion all together. 
Pre-amplifier array 
Another significant impact of process variation on the MINS IC is that the PMOS 
transistors M1 in each pre-amplifier (Figure 2·3) will have different threshold voltage 
values. The change of the M1 transistor threshold voltage will lead to the shift of the 
output DC level. 
The output voltage (DC plus AC) is given by 
Vour = Vour (DC) + Vout ( AC) 
Vour = Vour + Av ·Vin (5.6) 
For a PMOS transistor the drain current in the saturation region is given by 
(5.7) 
If the threshold voltage change is~ Ytp , and is substituted into Equation 5. 7, we have 
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(5.8) 
For the PMOS pre-amplifier, the input AC signal vin can be treated as a small voltage 
change D.. V G relative to the M1 transistor gate voltage V G · By substituting D.. V G into 
Equation 5.7, we have 
Id = 1j..tpCox( : )[(Va + l::..Va - Vs)- vtp] 2 
1 Vl1 ]2 Id = 2j..tpCox( L )[(Vas + Vin)- vtp (5.9) 
Comparing Equation 5.8 with Equation 5.9, we come to the conclusion that a change 
in the threshold voltage can be seen as a change in the input signal, v~n = Vin- D.. vtp, 
substituting this into Equation 5.6, the output voltage is now 
VouT = VouT + Av·(vin- l::..vtp) 
(5.10) 
As a result , a small change of the threshold voltage D.. Ytp will lead to a dramatic 
change of output DC level Av ·D.. Y tp (Av = 900). Once again, the conclusion is that, 
process variation will cause the output DC level to shift. 
5 .1.4 Process variation correction 
Process variation causes active device critical dimensions to deviate from their nomi-
nal values randomly, which leads to the variation of the design parameters, such as ID 
and Vt· The nonidentical values of the 256 M1 ' transistors threshold voltage and the 
16 M3 transistors drain current results in severe output DC level differences among 
the 256 input channels, e.g. input channels (1, A3) and (1, B3) in Figure 5·5 . In 
order to solve this output DC level shift caused by process variation, off-chip current 
supplies Ibiaso, Ibiasl, and Ibias2 were embedded in the MINS IC design (discussed in 
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section 2.6). 
Although the drain current of the transistor M3 may vary from column to column, 
it is still proportional to IbiasO· So Ibiaso can be used to compensate the mismatch 
between the transistor pair M3 and M4 . The gate biasing voltage V 1 of the transistor 
M1 in the pre-amplifier array (Figure 2·3) is generated using Ibiasl, and therefore Ibiasl 
can be used to compensate the overdrive voltage variation2 among the pre-amplifiers. 
Ibias2 can be used to adjust the operating point of the current conveyors via changing 
voltage V 2 and V 3 in Figure 2·9. 
The effect of the current supplies Ibiaso, Ibiasl, and Ibias2 on the MINS IC output 
voltage level is plotted in Figure 5·6. While one of the current supplies is swept from 0 
to 160 p,A , the other two current supplies were kept constant at 100 p,A (the designed 
nominal value). As expected, the output DC voltage level is very sensitive to the 
current supplies. Specifically, a change of less than 10 p,A in the Ibiaso and Ibiasl can 
result in a rail-to-rail output DC voltage change. 
The Ibiasl was adjusted manually for every input channel to set their output DC 
voltage around 1.5 V (nominal value) when IbiasO and Ibias2 were fixed at 100 p,A. 
The recorded Ibiasl values are plotted in Figure 5·7. The random values of the Ibiasl 
current across the chip reflects that the intra-die variation's impact on the MINS 
IC is random in nature. Changing IbiasO or Ibias2 will shift the mean value of Ibiasl 
in Figure 5·7. In summary, by changing the Ibiaso, Ibiasl, and Ibias2 current, one can 
correct the random variation (reduce the standard deviation value o-) across the chip, 
whereas the other two bias currents can be used to correct the die-to-die systematic 
variation across the wafter (shift the mean value p,). 
20verdrive voltage is given by Vov = v GS- Vt = vl- v dd- Vt, so the threshold voltage variation 
results in the overdrive voltage variation. 
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Figure 5·6 : Output voltage DC level vs. Ibiaso , Ibiasb and Ibias2 (simu-
lation). 
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F igure 5 ·7: Ibaisl values to set the output DC level of each indi-
vidual channels to 1.5 V across the entire chip (MINS IC chip 5) . 
Ibaiso=lbais2 = 100 p,A. 
5.2 Process variation correction PCB 
16 
In order to correct the output DC voltage variation among the 256 input channels of 
the MINS IC, a 6 x 5 inch2, 4 layer process variation correction PCB was designed 
as shown in Figure 5·8. 
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In vitro testing Microcontroller 
Figure 5 ·8: A photo of the process variation correction PCB. 
5.2.1 Design goals and requirements 
Similar to the PCB described in chapter 4 in Figure 4·1, the process variation cor-
rection PCB needs to provide the MINS IC with ground, power supplies, current 
sources, main clock, synchronized control signals (reset', cal' and stop'), and the ZIF 
PGA socket to hold the in vitro testing package. Additionally, the process variation 
correction PCB also has to provide an interface for the custom designed in vivo test-
ing package and most importantly provide the ability to adjust the current sources 
(Itiaso, ltiasl, and ltias2) to correct the output DC voltage to the nominal value for 
each individual input channel during readout mode. 
As discussed in section 2.4, t he MINS IC has two submodes during readout includ-
ing stop mode and continuous mode. In the stop mode, the stop' signal is enabled, 
and a pair of input channels ([x, Ay], [x, By]), x=1, 2, .. . , 16, y=1, 2, .. , 8, are se-
lected. Any of the three current sources can be used to adjust the output DC voltage 
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to the nominal value of 1.5 V, though the two input channels can't be corrected at 
the same time. 
However, the process variation correction is not so simple in the continuous mode. 
In the continuous mode, the st op' signal is disabled. In this case, the MINS IC was 
designed to switch input channel pairs from ([1 , A1)], [1 , B1]) to ([16, A8], [16 , B8]) 
at 2.56 MHz (or 20kHz frame rate). Since each input channel requires its own biasing 
cu~rent value for the same output DC voltage, the value of the current sources has 
to change at the same speed as the MINS IC main clock in order to keep the output 
DC voltage constant across all channels. 
Unfortunately, Ibiaso, Ibiasl, and Ibias2 are supplied off-chip via the MINS IC chip 
pads. In order to reduce off~chip noise., 50 pF decoupling capacitors are used on each 
bonding pad, which result in a time constant on the order of 1 J-lS. Because of the 
limitation of this time constant, the maximum speed that Ibiaso, Ibiasl, or Ibias2 can be 
adjusted is 1 MHz. This speed corresponds to a sample rate of 7.8 kHz for 128 input 
channels (on the left side or the right side) or 3.9 kHz for 256 input channels3. 
Only one of the three current sources needs to be adjusted at high speed to correct 
intra-die variation, while the other two can be used for inter-die variation correction. 
Ibias2 was excluded because the output DC voltage is the least sensitive to Ibias2 as 
shown in Figure 5·6. IbiasO was chosen over Ibiasl because IbiasO can be directly used 
to adjust the drain current of M3, whereas Ibiasl adjusts V 1 indirectly via adjusting 
the drain current of M36 in Figure 2·19. Besides V1 will introduce additional delay 
because the MINS IC has to run the calibration mode every time after changing the 
value of vl (discussed in section 2.4). 
In summary, besides the functions of the previous PCB, the new PCB has to 
accommodate the in vivo testing package and provide a way to adjust IbiasO at a 
3 0nly one of the outputs VautA or V outB can be set to 1.5 V at any given time, so the two outputs 
can not be readout at the same time anymore. 
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speed up to 1 MHz with a precision of 100 nA. 
5.2.2 Process variation correction PCB design 
As shown in Figure 5·8, the process variation correction PCB has an on-board PGA 
socket for the in vitro testing package, and both a 0.3 mm pitch FFC ZIF connector 
and a 50 mil (1.27 mm) pitch male header for the in vivo testing package. The length 
of the purchased Molex FFC is only 4 inches4 , which may limit the movement of 
the animal under test (rats), thus a 50 mil pitch ribbon cable with wide availability 
is used for extended length. A 0. 725 x 0.8 inch2 custom PCB was designed as an 
adapter for the FFC and ribbon cable as shown in Figure 5·9. 
Figure 5·9: The 0.3 mm pitch FFC and 1.27 mm pitch ribbon cable 
adapter PCB. 
The same circuit as shown in Figure 4·2 is used to generate both Ibiasl and Ibias2 
current that can be used adjust the mean value of the output DC voltage of each 
chip. IbiasO is generated by a digital-to-analog converter (DAC) circuit controlled by 
a daughter board, the Texas Instruments microcontroller LM38811 evaluation board 
(EVB). The EVB was connected to the motherboard through 100 mil (2.54 mm) 
pitch headers, with male pins on the EVB and female sockets on the mother board. 
The microcontroller on the EVB can be powered and programmed through the on 
board mini universal serial bus (USB) connector, as shown in Figure 5·8. 
4 Longer FFCs are available from Molex for custom orders with large quantity. 
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Digital-to-analog converter 
The microcontroller EVB communicates with t he 12-bit DAC through a three wire 
serial peripheral interface (SPI) connection as shown in Figure 5·10. SPI is a syn-
chronous serial interface with standard four wires including clock, slave select (SS), 
slave input master output (SIMO), and slave output master input (SOMI). T he com-
munication between t he microcontroller and the DAC is unidirectional with the mi-
crocontroller being the master and the DAC being t he slave, so t he SOMI wire is not 
used . The microcontroller outputs a 16-bit data word with the 4 most significant bits 
(MSBs) being control bits t hat determine t he modes of the DAC5 , e.g., in standard-
along mode, the DAC will sample data continuously on t he falling edge (active edge) 
of t he clock when SS is enabled . 
t I SPI Clock ~·~·~ 12-··:?--ss v MINS 1§ SlMO 
LM3S811 
EVB Clock 
Reset' 
On-board Logic 
Circuits and Cal' 
Buffers 
Control Signals Stop' 
Figure 5·10: Simplified circuit block diagram of the variation correc-
tion PCB showing synchronized MINS IC main clock, reset ' , cal', stop ', 
and IbiasG· 
5 Freescale SPI has the flexibility to change the polarity and phase of the clock with two control 
parameters CPOL and CPHA, respectively. When CPOL = 0, t he clock is zero during SP I idle; 
when CPOL = 1, the clock is one during SPI idle. When CPHA = 0, data is sampled on t he leading 
clock edge; when CPHA =1, data is sampled on the trailing clock edge. A 0001MsB control sequence 
sets the DAC sampling data on t he falling edge which is compatible with either CP OL = 0, CPHA 
= 1 or CPOL = 1, CPHA = 0. 
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A timing diagram of the DAC operating in the standard-alone mode is shown in 
Figure 5·11 and the timing parameter values are listed in table 5.1. As shown in 
Figure 5·11, the DAC starts to sample the first data bit on the first falling edge of the 
clock after SS is pulled low and stops sampling after SS is pulled high. After receiving 
all 16 bits of a data sample, the DAC will convert the digital data into an analog 
signal with a maximum output voltage settling time of 0.2 J.LS. If SS is pulled high 
before the last bit of a data sample can be received, this entire data will be discarded 
and the DAC will latch on the value of the last data sample. The SPI of the DAC can 
operate at a maximum speed of 50 Mb/s with a 16-bit data format , so the maximum 
sampling rate is 5~/;~~~s = 3.125 MS/s (mega samples per second), which satisfies the 
1 MHz speed requirement of IbiasO discussed in section 5.2.1. 
SPI Clock 
ss 
SIMO 
-~c-
~ 
Figure 5·11: The 12-bit DAC standard-alone mode tim1ng diagram. 
This timing diagram is from Texas Instruments DAC7811 data sheet. 
After the DAC receives digital data from the mircocontroller and converts it into 
an analog signal, the subsequent operational amplifier ( op-amp) circuits will use this 
analog signal to generate current Ibiaso, as shown in Figure 5·12. IbiasO can be calculated 
using the following equation 
(5.11) 
where R1 = 150 kO, R2 = 1.5 Hl, R3 = 200 S1 and Yref = 2.5 V. Substituting these 
90 
Table 5 .1: DAC SPI interface timing 
Timing Parameter Description Minimum Value (ns) 
te Clock period 
teH Clock pulse width high 
tee Clock pulse with low 
t ess SS falling edge to clock active 
edge setup time 
tesT Clock active edge to SS rising 
edge hold time 
tsH SS high time 
tns Data setup time 
tnH Data hold time 
values into Equation 5.11, we have 
Data 
hiasO = 142 · 4096 p,A 
20 
8 
8 
13 
5 
30 
5 
3 
(5.12) 
IbiasO can be adjusted from 0 to 142 p,A with a sensitivity of 35 nA that exceeds the 
100 nA precision requirement discussed in section 5.2.1. 
Figure 5· 12: IbiasO generation circuit block diagram. 
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On-board logic circuits 
The DAC and the op-amps are only responsible for t he generation of the IbiasO current, 
whereas the microcontroller determines the value of IbiasO and how to synchronize Ibiaso 
with the MINS IC during stop mode and continuous mode. In order to understand 
t he synchronization between IbiasO and the MINS IC , we have to look at the on-board 
logic circuits and how they generate the main clock and control signals for the MINS 
IC. 
The circuit block diagram of the on-board logic is shown in Figure 5·13. A 4-
bit counter or 4-bit state machine made from 4 T flip-flops is used to generate t he 
MINS IC main clock fmain = fspJ/16. Specifically, every 16 SPI clock falling edges will 
generate 1 MINS clock falling edge when 88 is enabled, otherwise the MINS clock 
will be constant (0) if 88 is disabled. The relationship between input clock, clear bit , 
and outputs are listed in Table 5.2. 
4 bit Counter OFF 
Pre-reset 
ClR 
SPI Clock CLK >-Oo=+- Reset' 
'------1-MINS Clock 
Figure 5·13: On-board logic circuit block diagram. 
Table 5 2· Function table of the 4 bit counter . .
CLK CLR Function 
t Low No change 
-!- Low Advanced to next state 
X High All outputs low 
t = rismg edge,-!- = fallmg edge, x =doesn't matter. 
The DFF with clear control is used to process the pre-reset signal from the micro-
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controller and generate a reset' signal for the MINS IC. As shown in the Figure 5·13, 
pre-reset controls the CLR bit, so reset' will be low whenever pre-reset is low and the 
falling edge of pre-reset will trigger the falling edge of reset' immediately (if ignoring 
the DFF gate delay). However when pre-reset goes from low to high, reset' won't 
change to high until the first rising edge of the MINS clock. This configuration guar-
antees the rising edge of reset' will only occur when the MINS clock is high6 . The 
relationship between the inputs and the output of the DFF are listed in Table 5.3. A 
timing diagram of the on-board logic circuits is shown in Figure 5·14. 
Table 53· Function table of the DFF . 
CLK CLR D Qo 
t High Low Low 
t High High High 
High or Low High X No change 
X Low X Low 
t = nsmg edge, x =doesn't matter. 
8 Periods 8 Periods 
SPI Clock 
ss _ll ____________________________ ~ 
MINSCiock 
Pre-reset _j 
Reset' 
Figure 5·14: The on-board logic timing diagram. 
6 This is a timing requirement of the MINS IC LCC. If the rising edge of reset' arrives during the 
MINS clock low, it will cause the malfunction of the row multiplexing. 
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Microcontroller 
The microcontroller is responsible for generating and synchronizing the SPI clock, 
SS, 16-bit digital data, reset' (or pre-reset), cal', and stop' signal. The TI LM3S811 
was chosen because it can provide the reset ' , cal' and stop' signal just like the 
MSP430F2012 (discussed in chapter 4), and also has an SPI module that can work 
at a maximum speed of 25 MHz7 or 1.5.6 MS/s. Additionally the LM3S811 has a 
well-developed evaluation board that can provide a USB programming interface and 
some extra functions such as an organic light-emitting diode (OLED) display used to 
provide useful feedback. 
The IbiasO and the MINS IC synchronization mechanism will be discussed in stop 
mode and continuous mode separately. In the stop mode, only one input channel 
pair will be selected, so Ibiaso can be set as a constant value just to keep the output 
DC voltage of the selected input channel (either the input on the left side or right 
side, but not both) at the nominal value of 1.5 V. To do so, the microcontroller will 
send a pre-stored digital data Ibiaso[n] 8 (n = 0, 1, ... , 255. For input channel (x, Ay), 
n = 8·(x-1)+(y-1); for input channel (x, By), n = 128+8·(x-1)+(y-1) .) to the DAC 
to generate the right analog IbiasO current for the selected input channel. Then, SS 
will be disabled and the DAC will lock the IbiasO value. Also after the data transfer 
completion, the SPI module will be disabled, and the microcontroller will use the SPI 
clock port as a general purpose digital output port9 to generate the MINS clock until 
the stop' signal is enabled to select an input channel. The timing diagram of input 
channel one selection (this could be either (1 , A1) or (1, B1) depending on the Ibia.So) 
7The maximum system clock frequency of LM3S811 is 50 MHz, however , the maximum SPI clock 
frequency is only half of the system clock frequency, because SPI module operates on both edges of 
the SPI clock. · 
8 These values are stored in the internal static random access memory (SRAM) of the microcon-
troller and they occupy a space of 512 Bytes. The LM3S811 has a 8 KB internal SRAM, which is 
another reason why it was used in the PCB design. 
9 LM3S811 has 32 general purpose I/Os (GPIOs) which can be configured as general digital ports 
or alternative function ports , such as SPI. 
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8 Periods 8 Periods 16Periods .-----------------~1 
SPI Clock 
(100 + 4) J.1A I 
MINSCiock 
Input (1, 1) t Input (1, 2) 
Pre-reset 
Reset' 
Stop' 
Figure 5 ·15: The SPI communication timing diagram to select input 
channel row 1 column 2 in the stop mode. ~ could also be a negative 
value, in that case, ItiasO will decrease instead of increasing. 
in stop mode is shown in Figure 5·15. 
In the continuous mode, different ItiasO values are needed for each input channel. 
The microcontroller first resets the MINS IC to select input channel (1, A1) and at 
the same time enables the SPI communication to send the first data Itiaso [O] to the 
DAC. After the 16th falling edge of the SPI clock, Itiaso is settled for input channel 
(1, A1), and pre-reset signal is brought to high to end the reset process on the next 
rising edge of the MINS clock. On the next falling edge of the MINS clock (the second 
16th falling edge of the SPI clock), the MINS IC switches input channel from (1 , A1) 
to (1, A2) and the second data Itiaso [1] transfer is completed at the same time. In 
other words, Itiaso is set for input channel (1, A2) right after it was selected . The SPI 
module will be enabled to adjust t he ItiasO value during the entire continuous mode 
accompanied with the MINS IC row and column switching. The SPI communication 
timing diagram in the continuous mode is shown in Figure 5·16. 
1" 16 SPI Clocks 
SPI Clock 
.... ..,[n) 
MINSCiock 
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z•• 16 SPI Clocks 
(100 + 4[0)) iJij 
I I 
I I 
I ! 
nput channel (1, A1) 
I I I 
Pre-reset I._ __ ~....-._-'---L...-.-....1....1 : : : 
I I 
Reser --,L-~L...-.~~~~~~~-~~1 --~~ L I I I I 
l•put switcfllng Is dl$1bled durfng reser low 
I I I . I I 
3'" 16 SPI Clocks 
i•., • ..,[z] I 
I I 
1!oo + 1111d IIA 
I I 
I ! 
Input channel (1, AZ) 
I I I 
I I I 
I I I 
Figure 5·16: The SPI communication timing diagram in the continu-
ous mode. 
Automatic correction 
As discussed above, 256 values of the 16-bit digital data Ibiaso [n] are pre-stored in the 
microcontroller 's internal SRAM. These values can be acquired manually or automat-
ically. The Ibiaso [n] values can be manually changed by continually writing different 
binary numbers into the programing · code and loading the code into the microcon-
troller's internal flash memory until the measured output DC voltage for each input 
channel in stop mode are all1.5 V. This is only used for the microcontroller firmware 
debugging. 
Alternatively, the Ibiaso [n] values can be acquired through automatic correction by 
the microcontroller. As shown in Figure 5·10, t he outputs of the MINS IC are fed 
back to the microcontroller. The microcontroller has an internal 10-bit analog-to-
digital converter (ADC) using a reference voltage of 3 V, which has a precision of 3 
mV. The microcontroller will send a small Ibiaso [O] value (e.g., Ox1900 corresponding 
to a IbiasO value of 80 !-LA) to t he DAC, select input channel (1, A1) in stop mode, 
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and measure YoutA using the internal ADC. If the measured YoutA is smaller than 1.5 
V, the microcontroller will increase the Ibiaso value until the output DC level reaches 
1.5 V. The microcontoller repeats the same process until it acquires all the 256 Ibiaso [n] 
values. In the context of the MINS IC variation correction, this is called automatic 
correction. 
In summary, the process variation correction PCB uses a microcontroller to send 
digital data Ibiaso[n] to a 12-bit DAC to generate an analog current IbiasO· The Ibiaso [n] 
values are acquired by the microcontroller through automatic correction. In the stop 
mode, t he microcontroller will setup IbiasO once before it selects an input channel, 
whereas, in the continuous mode, the microcontroller has to change the IbiasO value 
while controlling the MINS IC switching rOW$ and columns. 
5.3 MINS IC process variation correction testing results 
For process variation correction testing, the MINS IC (chip 2) with in vitro testing 
package was connected to the process variation correction PCB through the ZIF PGA 
socket. ± 7.5 V were provided to t he PCB using BK Precision 1672 DC power supply. 
The fluidic chamber was filled with PBS solution and a ground electrode (Ag/ AgCl) 
was applied to the solut ion. The measured automatic correction process for one input 
channel is shown in Figure 5·17. During automatic correction, the Ibiaso current was 
increased cont inuously by the microcontroller until the output voltage of the MINS 
IC reached the nominal value of 1.5 V. 
The MINS IC was tested in continuous mode with and without process variation 
correction as shown in Figure 5·18. The same Ibiaso [n] value was used for the first 
five input channels and from the six input channel, calibrated Ibiaso [n] values were 
used for each input channel. Without process variation correction, the output DC 
level varies from channel to channel, whereas with process variation correction, t he 
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.,,. 
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Figure 5·17: Measured automatic correction process for a single input 
channel. 
5 10 15 20 25 30 35 40 
Time (ms) 
Figure 5·18: Measured output from the MINS IC in continuous mode 
with and without process variation correction. 
-
'" 
-
0.6 
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output DC level stays around 1.5 V. However , the measured result shows an extensive 
amount of noise that is coupled from the off-chip IbiasO generation circuitry and the 
interconnection metal trace on the PCB. 
In order to reduce the noise coupling, a 4. 7 J-tF (instead of 0.1 J-tF) decoupling 
capacitor was connected to the output of the op-amp circuits in Figure 5·12: The 
output from the MINS IC was measured again in continuous mode with process 
variation correction as shown in Figure 5·19. The measured result shows a much 
cleaner output voltage centered around 1.5 V. However, the result also shows a large 
time constant switching between each input channels. Unfortunately, this is because 
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the output node of the on-board op-amp circuits is also the gate node of transistor 
M3 in Figure 2·3, a large capacitor connected to the gate of transistor M3 will slow 
down ID settling and results in the large output time constant. 
In summary, the custom designed PCB demonstrates the concept of process vari-
ation correction for the MINS IC. A large decoupling capacitor was needed to remove 
the noise picked up from the PCB because Ibiaso was provided off-chip. But the de-
coupling capacitor slowed down the sampling rate of the continuous mode. For the 
future work, process variation correction needs to be carried out on the chip level 
instead of at the PCB level. 
Figure 5·19: Measured output from the MINS IC in continuous mode 
with a 4. 7 11F decoupling capacitor on the output of the IbiasO generation 
circuitry. 
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Chapter 6 
Conclusion and future work 
6.1 Conclusion 
In conclusion, t he MINS IC has been designed and fabricated in IBM 0.13 p,m BiC-
M OS 8HP technology and packaged for both in vitro and in vivo applications. The 
MINS IC has been demonstrated to be a technology scalable active MEA with a volt-
age gain of 58.7 dB. It has 256 input channels with a spatial resolution of 200 p,m pitch 
and a temporal resolution of 20 kHz sampling rate. It uses gold plated C4 bumps 
as 3D recording electrodes that are compatible with standard CMOS technology and 
require minimum post processing. 
The MINS IC has an input-referred noise voltage of 4.6 p,Vrms from 10Hz to 10kHz 
and a power consumption of 11.25 mW, which are smaller than design requirements . 
The concept and the possibility of the process variation correction for the MINS IC 
have been demonstrated on PCB level. The performance comparison between the 
MINS IC and other active MEAs is listed in table 6.1. 
6.2 FUture work 
6.2.1 In vivo recording 
A 6 x 7 mm2 in vivo package has been designed for the MINS IC chip but never been 
tested in live animals. For the future work, the MINS IC chip with in vivo package 
is going to be used to record neural signals from live rats in our collaborators' lab at 
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Table 6.1: Active MEAs performance comparison 
Aziza 
Number of input 256 
channels 
Voltage gain 60 dB 
Input-referred 7 J-lVrms 
noise voltage 
Vdd 3V 
Power 5.04 
mW 
Chip area 3.5 X 
4.5 mm2 
Electrode 3D 
Technology 0.35 J-lm 
CMOS 
a(Aziz et al., 2007) 
b(Sodagar et al. , 2009) 
c(Hutzler et al., 2006) 
d(Berdondini et al. , 2009) 
e(Hierlemann et al. , 2011) 
Sodagarb 
64 
60 dB 
8 J-l Yrms 
1.8 v 
14.4 
mW 
13.3 
X 15.5 
mm2 
3D 
0.5/1.5 
J-lm 
CMOS 
New Jersey Institute of Technology. 
Hutzlerc 
16384 
60 dB 
50 
J-lVrms 
5V 
N/A 
6.5 X 
5.2 mm2 
2D 
0.5 J-lm 
CMOS 
6.2.2 On-chip process variation correction 
Berdon- Hierle-
dinid manne 
4096 126 
55 dB 0-80 dB 
11/26 3.9 
J-lVrms J-lVrms 
3.3 v 3.3/5 v 
132mW 135mW 
5.3 X 7.5 X 
5.5 mm2 6. 1 mm2 
2D 2D 
0.35 J-lm 0.6 J-lm 
CMOS CMOS 
This 
work 
256 
58.7 dB 
4.6 
J-l Yrms 
2.5 v 
11.25 
mW 
4 X 4 
mm2 
3D 
0.13 J-lm 
BiCMOS 
We have demonstrated the process variation correction on the PCB level, for the 
future. work, the process variation correction can be integrated in the MINS IC design 
on the chip level to reduce the Ibiaso current settling time and eliminate noise coupling 
from the PCB. 
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6.2.3 Noise reduction 
Source degeneration has been used to reduce the noise of M2 transistor in the pream-
plifier in Figure 2·3 (discussed in section 2.2.2). It is possible to implore the same 
principle to reduce the noise of M 3 and M 4 transistors. One possible way to implement 
the source degeneration is to use resistors as shown in Figure 6·1 (a). If the resistance 
value R is large enough, the effective transconductance of M 3 and M 4 transistors will 
be 
1 1 
Gm3 = Gm4 = "' - //9ml 1/ 9m3 + R - R "" (6.1) 
Compare Equation 6.1 with Equation 2.2 and Equation 2.7, we can come to the 
conclusion that source degeneration of M3 and M4 transistor can reduce both the 1/f 
noise and thermal noise of the pre-amplifier. 
Columnl Column16 
(a) (b) 
Figure 6·1: (a) Proposed circuit for noise reduction. (b) Proposed 
circuit for power reduction. 
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6.2.4 Power reduction and mismatch improvement 
The power consumption of the MINS IC is 11.25 m W that meets the design goals, but 
lower power is always appreciated. As discussed in Chapter 2, analog multiplexers are 
used to realize the column multiplexing. However, the M3 transistors in all columns 
(Figure 5·4) are always on. It is possible to further reduce power consumption by 
turning off the columns that are not selected as shown in Figure 6·1 (b). 
Another benefit of this circuit is that it can reduce the drain current mismatch 
between different columns. With the proposed circuit, the IbiasO current is delivered 
to all columns with the same PMOS current mirror pair in the current domain as 
compared to the circuit in Figure 5·4 that delivers voltage to the gate of M3 transistors 
with long interconnections, which is more sensitive to I·R drops. Additionally, in the 
proposed circuit, each column has its own NMOS current mirror pair M3 and M4 , so 
that they can be fabricated in a closevicinity or even in the same N+ diffusion to 
minimize their mismatch. As a result , the drain current in every column will have 
less variation. 
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Appendix A 
Process variation correction PCB circuit 
schematic and layout 
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